

1998

A Model for Thermal Growth of Ultrathin Silicon Dioxide in O₂ Ambient: A Rate Equation Approach

Suresh Gorantla

University of Nevada, Las Vegas

S. Muthuvenkatraman

University of Nevada, Las Vegas

Rama Venkat

University of Nevada, Las Vegas, venkat@egr.unlv.edu

Follow this and additional works at: https://digitalscholarship.unlv.edu/ece_fac_articles

Repository Citation

Gorantla, S., Muthuvenkatraman, S., Venkat, R. (1998). A Model for Thermal Growth of Ultrathin Silicon Dioxide in O₂ Ambient: A Rate Equation Approach. *IEEE Transactions on Electron Devices*, 45(1), 336-338. https://digitalscholarship.unlv.edu/ece_fac_articles/17

This Article is protected by copyright and/or related rights. It has been brought to you by Digital Scholarship@UNLV with permission from the rights-holder(s). You are free to use this Article in any way that is permitted by the copyright and related rights legislation that applies to your use. For other uses you need to obtain permission from the rights-holder(s) directly, unless additional rights are indicated by a Creative Commons license in the record and/or on the work itself.

This Article has been accepted for inclusion in Electrical and Computer Engineering Faculty Publications by an authorized administrator of Digital Scholarship@UNLV. For more information, please contact digitalscholarship@unlv.edu.




Fig. 2. The graph represents $C_{gd} - V_{ds}$ (axis on the left) and $C_{gs} - V_{gs}$ (axis on the right) for Phosphorous implantation at various anneal temperatures. Lines with circles are for Gaussian and with crosses are for calculated Pearson values.




Fig. 3. Comparison with experimental data for phosphorous at $E = 80$ KeV.

source capacitance of our model is compared with the experiment data [1] (Fig. 3) and is in good agreement thus confirms the validity of this approach.

REFERENCES

- [1] G. W. Taylor, H. M. Darley, R. C. Frye, and P. K. Chatterjee, "A device model for an ion-implanted MESFET," *IEEE Trans. Electron Devices*, vol. ED-26, pp. 172, 1979.
- [2] S. N. Chattopadhyay and B. B. Pal, "The effects of annealing on the switching characteristics of an ion-implanted Si MESFET," *IEEE Trans. Electron Devices*, vol. 36, pp. 920-929, 1989.
- [3] S. Selberherr, *Analysis and Simulation of Semiconductor Devices*. New York: Springer-Verlag, 1984, p. 1272.
- [4] W. K. Hofker, "Implantation of boron in silicon," *Philips Res. Rep. Supplement*, 1975.
- [5] S. Rajesh and R. S. Gupta, "The effects of Pearson-IV distribution on MESFET intrinsic gate-source capacitance," in *Proc. Int. Symp. Rec. Adv. Microwave Tech.*, Ukraine, 1995.

A Model for Thermal Growth of Ultrathin Silicon Dioxide in O_2 Ambient: A Rate Equation Approach

Suresh Gorantla, S. Muthuvenkatraman, and Rama Venkat

Abstract—A new thermal oxidation model based on a rate equation approach with concentration dependent diffusion coefficient is proposed for ultrathin SiO_2 for thicknesses of the order of 100 Å. The oxidation reaction of silicon is assumed to be dependent on the concentrations of unreacted silicon and oxygen. The results of oxide thickness versus oxidation time for various growth conditions and activation energies for diffusion coefficients are in agreement with various experimental data for O_2 ambient.

I. INTRODUCTION

Many theoretical [1]–[4] and experimental [5]–[8] studies have been devoted to this important area of IC processing since the early 1960's. The oxide growth model proposed by Deal and Grove (DG) [1] has been well accepted and utilized for thick oxide regime (>300 Å). Massoud *et al.* [2], [5] have studied ultrathin oxide growth for various orientations experimentally and have proposed a growth model which included an exponential term to the DG growth rate expression to account for the enhanced growth rate at small times. Murali *et al.* [3] have proposed a growth model for ultrathin oxide regime including lower resistance to diffusion during the initial phase of oxidation and allowing oxidation to occur over the thickness instead of at the interface. Thanikalam *et al.* [4] proposed a model which suggested the formation of sub-stoichiometric oxide, SiO_x , as a precursor to the final product of SiO_2 . The model assumes that oxidation proceeds via dissociative chemisorption of molecular oxygen.

In this article, a new model with transparent physics based on a rate equation approach is proposed for O_2 ambient for thermal oxidation of (100) Si. In this model concentration dependent diffusion coefficients are employed.

II. THEORY

A. Mathematical Formulation

The thermal oxidation of silicon in O_2 ambient involves two kinetic processes, namely, the diffusion of oxygen through the SiO_2 and the chemical reaction



The kinetics of the oxidation process can be mathematically formulated as follows. Firstly, let us partition the amorphous SiO_2 and Si into n layers, for mathematical convenience. The thickness of a Si mono-layer is 1.358 Å, if fully unoxidized, and the average thickness of an SiO_2 mono-layer is 3.09 Å, if fully oxidized. The time evolution of oxygen and unreacted silicon concentrations (C_O and C_{Si} , respectively) in the n th layer can be expressed as

$$\frac{\partial C_O(n)}{\partial t} = D_O \frac{\partial^2 C_O(n)}{\partial x^2} - k_s C_O(n) C_{Si}(n) \quad (2)$$

Manuscript received May 16, 1997; revised July 28, 1997. The review of this brief was arranged by Editor A. H. Marshak.

The authors are with the Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, NV 89154-4026 USA.

Publisher Item Identifier S 0018-9383(98)00398-0.

and

$$\frac{\partial C_{Si}(n)}{\partial t} = -\frac{k_s C_O(n) C_{Si}(n)}{2} \quad (3)$$

where $C_O(n)$ and $C_{Si}(n)$ are the layer coverages of oxygen (O) and silicon (Si) atoms in the n th layer, respectively, with values in the range of 0 and 1. The value of $C_O(n)$ is 1 when the number of O atoms in a layer is equal to $1.275 \times 10^{15}/\text{cm}^2$, which is the maximum for a square lattice packing of O atoms with ionic radius of 1.4 Å, and $C_O(n)$ is equal to 0, when the layer has no O atoms. For Si, $C_{Si}(n)$ was computed based on the atomic arrangement in the (100) plane of a diamond cubic structure. Thus, $C_O(n)$ and $C_{Si}(n)$ are dimensionless quantities. D_O is the diffusion coefficient of O atoms and k_s is the reaction rate constant for reaction given by (1). The model adopted in (3) is a deviation from the previous models, in which it was assumed that $C_{Si}(n) = 1$. The first term on the RHS of (2) is the diffusion term, and the second term represents the loss due to reaction. The factor 2 in (3) accounts for the fact that for every Si atom two O atoms are consumed in the oxidation process, thus maintaining the stoichiometry of SiO_2 . The two differential equations given by (2) and (3) must be solved, subject to the conditions

$$C_O(n)|_{t=0} = C_{SO}, \quad \forall n = 1, 2, 3 \quad (4)$$

$$C_O(n)|_{t=0} = 0, \quad \forall n = 4, 5, 6 \dots \quad (5)$$

and

$$C_{Si}(n)|_{t=0} = 0, \quad \forall n = 1, 2, 3 \quad (6)$$

$$C_{Si}(n)|_{t=0} = 1, \quad \forall n = 4, 5, 6 \dots \quad (7)$$

Physically, C_{SO} is the layer coverage of O atoms in the solid-vapor interface. C_{SO} is expected to be directly proportional to the partial pressure of O_2 and inversely proportional to the temperature based on Boyle's law. To convert the concentration of O atoms at the surface from atoms/cm³, obtained from the Boyle's law, to layer coverage, we assumed a square lattice of O atoms with interatomic distance of 2.8 Å and the layer thickness is equal to 2.8 Å. The square lattice allows a maximum of 1.275×10^{15} atoms/cm² which corresponds to $C_{SO}^{\text{max}} = 1$. Using this value of maximum number of atoms as a normalizing factor, we obtain $C_{SO} = (k/T)p_{\text{O}_2}$, where $k = 0.32238^\circ \text{K/atm}$, T is the temperature in °K, and p_{O_2} is the partial pressure of O_2 in atm. It is noted that n in (4) represents the gaseous phase layer at the surface and can be arbitrarily larger than 3 to accommodate proper numerical integration.

The D_O is assumed to be the same in both Si and SiO_2 . The D_O and k_s are given by

$$D_O = D_O^f (1 - C_O)^p e^{-E_{D_O}/k_B T} \quad (8)$$

and

$$k_s = k_s^o e^{-E_k/k_B T} \quad (9)$$

where E_{D_O} is the activation energy for diffusion of O through the oxide, and E_k is the activation energy for the chemical reaction given by (1). D_O^f is the frequency factor for diffusion of O and k_s^o is the frequency factor for the chemical reaction given by (1). k_B is the Boltzmann constant and T is the temperature in °K. Additionally, the frequency factors for the diffusion coefficients are assumed to have power law dependence on the concentration of unreacted oxygen in the SiO_2 and Si layers. The physical reason for assuming a power law dependence is as follows. The more the concentration of O, the greater will be the blocking of the interstitial diffusional paths in the SiO_2 network and Si crystal by these atoms, thereby, reducing the concentration of oxidizing species available for oxidation.




Fig. 1. Plots of oxide thickness as a function of oxidation time for various temperatures in O_2 ambient, along with experimental data of Massoud *et al.* [1] (filled symbol), Chao *et al.* [6] (open symbol), and Irene *et al.* [7] (+, × symbols).

The differential equations are solved numerically using the fourth order Runge Kutta technique. To obtain the unknown model parameters D_O^f , k_s^o , E_{D_O} , and p , experimental oxide thickness versus time data with 1 atm p_{O_2} for two temperatures (800 °C and 950 °C) of Massoud *et al.* [5] were fitted to our theoretical results. The fitted values of the activation energies and frequency factors are $E_{D_O} = 1.75$ eV, $E_k = 2.26$ eV, $D_O^f = 1.05 \times 10^{-7}$ cm²/s., $k_s^o = 3.92 \times 10^7$ /s., and $p = 1$. These values were employed to obtain the rest of the data. An initial native SiO_2 of thickness 20 Å is assumed for all our data.

III. RESULTS AND DISCUSSION

Plots of oxide thickness versus time in O_2 ambient are shown in Fig. 1, along with the experimental data of Massoud *et al.* [5], Chao *et al.* [6], and Irene *et al.* [7] for growth with 1 atm O_2 and temperatures in the range of 800–1000 °C. The agreement between the theoretical results and the three sets of experimental data is good for all growth conditions and thicknesses. The initial rapid increase in growth thickness with time is due to higher D_O resulting from smaller blocking effect by lower C_O . As the time increases, the C_O increases and hence, D_O decreases leading to the saturation of growth rate due to low availability of O for the oxidation reaction given by (1).

In the O_2 ambient, the activation energy of 2.26 eV for oxidation reaction obtained is close to the Si-Si bond energy (1.86 eV) and is in close agreement with the values reported by Deal and Grove model [1], which is 2.0 eV. The activation energy for SiO_2 reaction should be larger than the Si-Si bond energy. The diffusion activation energy, E_{D_O} , of 1.75 eV obtained from our model is comparable to 1.24 eV reported by Deal and Grove [1].

Our model shows that there is a finite width of a few nm to the Si-SiO₂ interface, which is in agreement with Rosencher *et al.* [9]. The model does not provide analytical solutions. It does not include any influence of stress on the growth behavior. The stress is expected to influence the diffusion coefficient.

IV. CONCLUSION

A simple thermal oxidation model for ultrathin oxide regime based on the rate-equation approach is presented. Theoretical results are

in excellent agreement with experimental work of various research groups [5]–[7] for a variety of growth conditions with temperatures in the range of 780–1100 °C for O₂ ambient (1 atm). The activation energies for O₂ ambient, diffusion and oxidation reactions obtained in this work compares well with the experimental work [1]. The model is general and is expected to be suitable for other orientations, oxidation in N₂O ambient, and Si nitridation with change in the model parameter values.

REFERENCES

- [1] B. E. Deal and A. S. Grove, "General relationship for the thermal oxidation of silicon," *J. Appl. Phys.*, vol. 36, no. 12, p. 3770, 1965.
- [2] H. Z. Massoud, J. D. Plummer, and E. A. Irene, "Thermal oxidation of silicon in dry oxygen: Growth-rate enhancement in the thin regime (II. Physical mechanisms)," *J. Electrochem. Soc.*, vol. 132, no. 11, p. 2693, 1985.
- [3] V. Murali and S. P. Murarka, "Kinetics of ultrathin SiO₂ growth," *J. Appl. Phys.*, vol. 60, no. 6, p. 2106, 1986.
- [4] P. Thanikasalam, T. K. Whidden, and D. K. Ferry, "Oxidation of silicon (100): Experimental data versus a unified chemical model," *J. Vac. Sci. Technol.*, vol. 14, no. 4, p. 2840, 1996.
- [5] H. Z. Massoud, J. D. Plummer, and E. A. Irene, "Thermal oxidation of silicon in dry oxygen: Growth-rate enhancement in the thin regime (I. experimental results)," *J. Electrochem. Soc.*, vol. 132, no. 11, p. 2685, 1985.
- [6] T. S. Chao, T. A. Lee, and T. F. Lei, "Measurement of ultrathin (<100 Å) oxide films by multiple-angle incident ellipsometry," *J. Electrochem. Soc.*, vol. 138, no. 6, p. 1756, 1991.
- [7] E. A. Irene and Y. J. van der Meulen, "Silicon oxidation studies: Analysis of SiO₂ film growth data," *J. Electrochem. Soc.*, vol. 123, no. 9, p. 1380, 1976.
- [8] Y. J. van der Meulen, "Kinetics of thermal growth of ultrathin layers of SiO₂ on silicon," *J. Electrochem. Soc.*, vol. 119, no. 4, p. 530, 1972.
- [9] E. Rosencher, A. Straboni, S. Rigo, and G. Amsel, "An ¹⁸O study of the thermal oxidation of silicon in oxygen," *Appl. Phys. Lett.*, vol. 34, no. 4, p. 254, 1979.

Integration of InAlAs/InGaAs/InP Enhancement- and Depletion-Mode High Electron Mobility Transistors for High-Speed Circuit Applications

A. Mahajan, P. Fay, M. Arafa, and I. Adesida

Abstract—A process for the monolithic integration of enhancement- and depletion-mode high electron mobility transistors (E/D-HEMT's) on InAlAs/InGaAs/InP is reported. The E-HEMT's with a 1.0- μ m gate length exhibit a threshold voltage of +255 mV and a maximum dc extrinsic transconductance of 503 mS/mm at room temperature, while a threshold voltage of -317 mV and a transconductance of 390 mS/mm are measured for the D-HEMT's of the same gate length. The devices show excellent RF performance, with a unity current-gain cutoff frequency (f_t) of 35 GHz and a maximum frequency of oscillation (f_{max}) of 95 GHz for both the E- and D-HEMT's. To the best of the authors' knowledge, this is the first demonstration of an E/D-HEMT technology on lattice-matched InP that is suitable for circuit integration.

I. INTRODUCTION

The development of monolithically integrated enhancement- and depletion-mode high electron mobility transistors (E/D-HEMT's) on lattice-matched InP is of considerable interest for high-speed, low-power communication systems [1], [2]. Circuits utilizing such an E/D technology offer several advantages over circuits employing a conventional D-mode only technology. With an E/D technology, dc level shifting stages can be eliminated between successive amplifier gain stages, thus reducing the number of transistors in the circuit, and hence saving valuable chip area. This elimination of level shifting stages also leads directly to a reduction in the power consumption of the circuit. In addition, it is possible to utilize a single power supply for circuits realized in an E/D technology which is cumbersome to implement in circuits using only conventional D-HEMT's. However, the development of E-HEMT's on InP has been limited by the inability to achieve sufficiently large gate Schottky barrier heights on InAlAs [3]. Recently, a barrier height of 1.09 eV has been reported for Pt on InAlAs [4], making Pt an excellent candidate for a gate metal for E-HEMT's. Consequently, high-performance InP-based E-HEMT's have been demonstrated using the buried Pt gate technique [5], [6].

In this brief, we demonstrate the monolithic integration of InAlAs/InGaAs/InP E- and D-HEMT's that is suitable for circuit applications. The InP-based E- and D-HEMT's fabricated here exhibit excellent dc and RF performance. Additionally, the E-HEMT's exhibit a threshold voltage standard deviation of only 7 mV for an 80-device sample size while the D-HEMT's show a 12-mV standard deviation for the same sample size. These small variations in threshold voltage, combined with the excellent electrical performance make this device technology a suitable candidate for use in high-speed, low-power, large-scale integrated circuits.

Manuscript received November 21, 1996; revised June 19, 1997. The review of this brief was arranged by Editor K. M. Lau. This work was supported by the University of Illinois under NSF Grant ECD 89-43 166 and JSEP N00014-90-J-1270.

The authors are with the Center for Compound Semiconductor Microelectronics and Department of Electrical and Computer Engineering, University of Illinois, Urbana, IL 61801 USA.

Publisher Item Identifier S 0018-9383(98)00294-9.