Design, Layout, and Testing of Sige APDs Fabricated in a Bicmos Process

Dane Laurence Gentry
danegentry416@gmail.com

Follow this and additional works at: https://digitalscholarship.unlv.edu/thesesdissertations

Part of the Electrical and Computer Engineering Commons, and the Physics Commons

Repository Citation
https://digitalscholarship.unlv.edu/thesesdissertations/3493

This Thesis is brought to you for free and open access by Digital Scholarship@UNLV. It has been accepted for inclusion in UNLV Theses, Dissertations, Professional Papers, and Capstones by an authorized administrator of Digital Scholarship@UNLV. For more information, please contact digitalscholarship@unlv.edu.
DESIGN, LAYOUT, AND TESTING OF SIGE APDS
FABRICATED IN A BICMOS PROCESS

By

Dane Gentry

Bachelor of Science in Electrical and Computer Engineering
University of Nevada, Las Vegas
2016

A thesis submitted in partial fulfillment of the requirements for the

Master of Science in Engineering – Electrical Engineering

Department of Electrical and Computer Engineering
Howard R. Hughes College of Engineering
The Graduate College

University of Nevada, Las Vegas
December 2018
This thesis prepared by

Dane Gentry

entitled

Design, Layout, and Testing of SiGe APDs Fabricated in a BiCMOS Process

is approved in partial fulfillment of the requirements for the degree of

Master of Science in Engineering – Electrical Engineering
Department of Electrical and Computer Engineering

R. Jacob Baker, Ph.D.
Examination Committee Chair

Biswajit Das, Ph.D.
Examination Committee Member

Yahia Baghzouz, Ph.D.
Examination Committee Member

Andrew Cornelius, Ph.D.
Graduate College Faculty Representative

Kathryn Hausbeck Korgan, Ph.D.
Graduate College Interim Dean
Abstract

This Thesis is concerned with the design, layout, and testing of avalanche photodiodes (APDs). APDs are a type of photodetector and, thus, convert light signals into electrical signals (current or voltage). APDs can be fabricated using silicon (Si). In this Thesis, however, three integrated circuit (IC) chips containing various silicon-germanium (SiGe) APDs with different sizes, structures, and geometries were designed, laid out, and fabricated using the Austriamicrosystems (AMS) 0.35μm SiGe BiCMOS (S35) process. This was done in order to compare SiGe APDs to Si only APDs and investigate the hypothesis that SiGe APDs are capable of detecting longer wavelengths than Si only APDs. This is due to the smaller band gap energy associated with SiGe compared to that of Si.

The different SiGe APDs were tested and found to, indeed, have the capability of detecting slightly longer wavelengths than Si APDs. A 5μm x 5μm SiGe APD and 24μm x 24μm SiGe APD were found to have a spectral peak at 500nm and a cutoff wavelength (λc) of 1180nm compared to 480nm and 1100nm, respectively, for a 10μm x 10μm Si APD. The 24μm x 24μm SiGe APD was also found to have a responsivity of 0.34 A/W at 500nm and quantum efficiency (QE) of 85% at 450nm.

APDs differ from traditional photodiodes in that they possess an internal avalanche gain and, thus, produce a larger electrical signal than a traditional photodiode for the same amount of incident light. All photodiodes produce an undesired electrical signal, called dark current, even in a dark state with no light signal incident on the photodiode. Therefore, the gain and dark current associated with each of the fabricated APDs was also measured in order to determine the characteristics of the different SiGe APD variants. The 5μm x 5μm and 24μm x 24μm SiGe APDs have a zero bias (0V) dark current of 3pA and 5pA, respectively, compared to 3pA for the
10μm x 10μm Si APD. The 5μm x 5μm and 24μm x 24μm SiGe APDs and the 10μm x 10μm Si APD also have gains of 88,000 (98dB), 1390 (63dB), and 1000 (60dB), respectively.
Acknowledgments

Having spent the past six and a half years as an electrical engineering student at UNLV, I am thankful to have had such a fortunate undergraduate and graduate experience. I feel accomplished in having achieved countless goals and to have earned a prestigious role in society as an educated electrical engineer dedicated to a journey of life-long learning. I have undoubtedly put forth a great deal of effort and persevered despite certain hardships, obstacles, and difficult decisions paired with great sacrifices. Nonetheless, I simply cannot express enough gratitude to the many people in my life whom have inspired me on a daily basis to live my life to the fullest.

First and foremost, I would like to thank every member of my family as well as my friends whom I consider family for their unconditional love and for always being there for me. I would also like to thank my favorite high school teachers, Mr. Taylor, Mr. Artmann, and Mr. Panik for having such a positive influence on me at such an impressionable age and motivating me to be the educated man I am today. I would also like to thank every member of Dr. Baker’s research team, past and present, for all their help. Witnessing firsthand all the hard work and dedication of my colleagues has truly inspired me to try my hardest to excel in everything I do.

Last but certainly not least, I would like to thank my professor, my advisor, my boss, my mentor, Dr. R. Jacob Baker. Working as your student and research assistant these past three and a half years has had an immense impact on me that will stay with me the rest of my life. Just by simply knowing you and seeing how you operate has taught me a great deal about responsibility and work ethic. You have instilled in me a mentality of curiosity and intrigue that I will cherish the rest of my life. I don’t think I could ever truly pay you back for all you have done for me, but I hope that somehow you know what your mentorship means to me and will always mean to me.
Thank you Dr. Baker. Thank you everyone for reading this as it signifies the ending of a great chapter in my life and, hopefully, the beginning of an even better chapter.
Preface

This Thesis serves as a report documenting past, present, and future efforts of myself with the assistance of Dr. Baker, as well as his undergraduate and graduate research students at UNLV, in cooperation with Freedom Photonics in order to fulfill NASA funded research on a “Geiger Mode SiGe Receiver for Long-Range Optical Communications”. This research is expected to continue beyond my graduation, and, as such, this Thesis is intended to be reviewed and, more importantly, expanded on by Dr. Baker’s UNLV research team. Thus, an overview of the basic principles and foundations for which photodetectors are based on as well as a few of their numerous applications are presented in Chapter 1.

In order to effectively understand this presented summary of the research that has been undergone thus far, the reader is encouraged to review the material in Chapter 2 and Chapter 3. These chapters were written with the intention of allowing the reader to familiarize, or re-familiarize, their self with some foundations of semiconductor physics in conjunction with solid-state electronics. This includes the basics and formation of PN junction diodes as well as their implementation as photodiodes in addition to an overview of the modes of operation and characteristics of photodiodes.

Chapter 4 explains the foundations for which the presented research is based on. Chapter 5 details the three chips that were designed and fabricated. Chapter 6 summarizes the testing results of the APDs on Chip 1. Finally, Chapter 7 is a conclusion of the research followed by a description of future work for this research.
# Table of Contents

Abstract ........................................................................................................................................ iii

Acknowledgments ....................................................................................................................... v

Preface .......................................................................................................................................... vii

Table of Contents ...................................................................................................................... viii

List of Tables ............................................................................................................................. x

List of Figures ........................................................................................................................... xi

List of Equations ........................................................................................................................ xix

Chapter 1: Introduction ........................................................................................................... 1
  1.1 Basic Principle and Applications of Photodetectors ......................................................... 1
  1.2 Motivation ............................................................................................................................ 2

Chapter 2: Foundations of Semiconductor Physics ................................................................. 4
  2.1 Semiconductor Basics ......................................................................................................... 4
  2.2 PN Junction Diode ............................................................................................................... 6

Chapter 3: Photodiodes ............................................................................................................ 10
  3.1 Photodiode Basics ............................................................................................................. 10
  3.2 Types of Photodiodes ......................................................................................................... 12
  3.3 Photodiode Parameters ...................................................................................................... 15

Chapter 4: Thesis Research .................................................................................................. 21
  4.1 Research Foundations ......................................................................................................... 21
  4.2 Elementary APD .................................................................................................................. 23

Chapter 5: Chip Design, Layout, and Fabrication ................................................................. 26
  5.1 Description of Chips ........................................................................................................... 26
  5.2 Chip 1 .................................................................................................................................. 26
  5.3 Chip 2 .................................................................................................................................. 37
  5.4 Chip 3 .................................................................................................................................. 40

Chapter 6: Chip Testing Explanation and Procedure ............................................................ 45
  6.1 Testing Explanation ............................................................................................................ 45
  6.2 Description of Testing Equipment ...................................................................................... 45
  6.3 Description of Testing Procedure ...................................................................................... 52
List of Tables

Table 4.1 – Maximum Cutoff Wavelength vs. Band Gap Energy for Si, Ge, and SiGe .......... 22
Table 4.2 – Relevant S35 Layers ................................................................................... 23
Table 5.1 – Chip 1 Pin Table .......................................................................................... 27
Table 5.2 – SOIC-28 Package Bonding Table Version 1 for Chip 1............................... 34
Table 5.3 – SOIC-28 Package Bonding Table Version 2 for Chip 1............................... 34
Table 5.4 – TO-8 Package Bond Plans 1, 2, 3, and 4 for Chip 1................................. 36
Table 7.1 – Breakdown Voltage, Peak Photo Current, and Maximum Linear Gain of Chip 1 APDs .................................................................................................................. 64
Table 7.2 – Dark Current as a Function of Bias Voltage for 5μ-F and 24μ-F APDs Tested at UNLV and Freedom Photonics................................................................. 65
Table 7.3 – Comparison of Breakdown Voltage of 5μ-F and 24μ-F APDs obtained at UNLV vs. Freedom Photonics.................................................................................. 67
Table 7.4 – Comparison of Maximum Linear Gain of 5μ-F and 24μ-F APDs obtained at UNLV vs. Freedom Photonics.................................................................................. 69
Table 7.5 – Breakdown Voltage Determined from DCR Tests and DCR at 13V for Chip 1 APDs .................................................................................................................. 70
Table 7.6 – Maximum Photon Count and Corresponding Bias Voltage for Chip 1 APDs .... 71
Table 7.7 – Summary of Spectral Responses for 5μ-F SiGe, 24μ-F SiGe, and 10μ Si APDs Tested at Freedom Photonics................................................................. 81
Table 5c.1 – TO-8 Package Pin Table and Bond Plans 1 through 9 for Chip 2............... 100
Table 5f.1 – TO-8 Package Pin Table and Bond Plans 1 through 11 for Chip 3......... 117
List of Figures

Figure 1.1 – 3-D LiDAR Mapping for Self-driving Vehicle [1] ......................................................... 1
Figure 1.2 – Photodetector in a LiDAR System [2] ................................................................. 2
Figure 1.3 – Electromagnetic Spectrum [4] ............................................................................. 3
Figure 2.1 – Silicon Atom [6] .............................................................................................. 4
Figure 2.2 – Shared Covalent Bonds between Neighboring Silicon Atoms [7] .................... 5
Figure 2.3 – Valence and Conduction Bands separated by Band Gap [8] ............................ 5
Figure 2.4 – Diode Symbol .................................................................................................. 6
Figure 2.5 – PN Junction Depletion Region [10] ................................................................. 7
Figure 2.6 – PN Junction Energy Bands [11] ...................................................................... 8
Figure 3.1 – Photodiode Symbol .......................................................................................... 10
Figure 3.2 – Electron-Hole Pair Generation due to Incident Photons [12] ......................... 10
Figure 3.3 – Photodiode I-V Curve for Increasing Light Levels [13] ................................. 12
Figure 3.4 – Spectral Responsivity of IR-enhanced PIN photodiode [16] ....................... 13
Figure 3.5 – Avalanche Multiplication in an APD [18] ...................................................... 14
Figure 3.6 – Photoconductive, Linear, and Geiger Mode on I-V Plot [19] ......................... 14
Figure 3.7 – Dark Pulses in a SiPM [21] ............................................................................. 16
Figure 3.8 – S vs. λ (left) and S vs. Reverse Voltage (right) for a Hamamatsu Si SiPM [22] .... 17
Figure 3.9 – PDE vs. λ (left) and PDE vs. Reverse Voltage (right) for a Hamamatsu Si SiPM [24] ................................................................. 18
Figure 3.10 – Passive Quenching Resistor in Series with Geiger-mode APD Pixel [25] .... 19
Figure 3.11 – Passive Quenching Operation on Geiger-mode APD I-V Curve [26] .......... 19
Figure 4.1 – Layout of 10μ Si APD ...................................................................................... 21
Figure 4.2 – Cross Section for High Speed and High Voltage HBT Modules in S35 Process [28] ..................................................................................................................... 23
Figure 4.3 – Cross Section and Layout for SiGe NPN High Voltage (5V) HBT (left) and Modified NPN (APD) (right) [30] ................................................................. 24
Figure 5.1 – Cadence Layout of Chip 1 ................................................................................... 27
Figure 5.2 – Cadence Layout of Min-P ............................................................................... 28
Figure 5.3 – Cadence Layout of Min-F ............................................................................... 28
Figure 5.4 – Cadence Layout of 5μ-P ............................................................................... 29
Figure 5.5 – Cadence Layout of 5μ-F .................................................................................. 29
Figure 5.6 – Cadence Layout of 24μ-P ............................................................................. 30
Figure 5.7 – Cadence Layout of 24μ-F ............................................................................. 30
Figure 5.8 – Cadence Layout of SiPM Pixel (24μ-F w/ 350kΩ serpentine resistor) .......... 31
Figure 5.9 – Cadence Layout of SiPM Array (16x16 Array of SiPM pixels) .................. 31
Figure 5.10 – Cadence Layout and Cross Section of 5μ-P (left) and 5μ-F (right) ............. 32
Figure 5.11 – Fabricated Chip 1 ..................................................................................... 32
Figure 5.12 – K & S 4526 Wire Bonder [31] .................................................................. 33
Figure 5.13 – SOIC-28 Bonding Diagram Version 1 (left) and Version 2 (right) for Chip 1 .... 33
Figure 5.14 – SOIC-28 Soldered to PCB Version 1 (left) and Version 2 (right) for Chip 1 .... 34
Figure 5.15 – PCB Design Version 1 (left) and Version 2 (right) for Chip 1 ..................... 35
Figure 5.16 – TO-8 Package Bonding Diagram Version 1 for Chip 1 ............................. 35
Figure 5.17 – TO-8 Package (left) and Wire Bonded Chip 1 in TO-8 Package (right) ....... 36
Figure 5.18 – Cadence Layout of Chip 2 ....................................................................... 37
Figure 5.19 – Cadence Layout and Cross Section of No EMITT .................................... 38
Figure 5.20 – Cadence Layout and Cross Section of BPOLY/PPLUS ............................. 39
Figure 5.21 – Cadence Layout of Chip 3 ....................................................................... 40
Figure 5.22 – Cross Section for SiGe NPN Low Voltage (3.3V) High Speed HBT [33] ..... 41
Figure 5.23 – Four Cylindrical Photodiodes Connected in Parallel [34] .......................... 42
Figure 5.24 – APD Layout with Striped N-Wells [35] .................................................... 43
Figure 6.1 – Full Test Equipment Set Up ....................................................................... 45
Figure 6.2 – Keithley 2450 SourceMeter ..................................................................... 46
Figure 6.3 – GW Instek GPS-3303 Programmable Power Supply ................................. 46
Figure 6.4 – Tektronix PS 5010 Programmable Power Supply .................................. 46
Figure 6.5 – GW Instek AFG-2225 Arbitrary Function Generator .................................. 46
Figure 6.6 – Stanford Research Systems SR430 Multi-Channel Scaler ......................... 47
Figure 6.7 – Lecroy WaveMaster 8300A 3 GHz Oscilloscope .................................... 47
Figure 6.8 – Mini-Circuits ZFL-500LN-BNC+ Small Signal, Low Noise Amplifier (LNA) with a gain of 24dB .......................................................... 47
Figure 6.9 – Thorlabs PM100USB Power and Energy Meter Interface ......................... 47
Figure 6.10 – LulzBot Mini 3D Printer (left) Zoomed in on Printed Component (right) .... 48
Figure 6.11 – Dark Box ................................................................. 48
Figure 6.12 – Thorlabs Ground Glass Diffuser, 12.7mm, 220 GRIT ................................................................. 48
Figure 6.13 – PCB Schematic using EAGLE ................................................................. 49
Figure 6.14 – LED Driver PCB Design using EAGLE (left) and Fabricated PCB (right) .................................................. 49
Figure 6.15 – Populated LED Driver PCB .................................................................................. 49
Figure 6.16 – Design of 3D Printed Connector, Component 1 .................................................. 50
Figure 6.17 – Fabricated Component 1 .................................................................................. 50
Figure 6.18 – Designs of 3D Printed Connectors (from left to right): Components 2a, 2b, and 2c (side view), Component 2a (bottom view), Component 2b (bottom view), and Component 2c (bottom view) .................................................................................. 51
Figure 6.19 – Fabricated Components (from left to right): Components 2a, 2b, and 2c (side view), Component 2a (bottom view), Component 2b (bottom view), and Component 2c (bottom view) .................................................................................. 51
Figure 6.20 – Copper Tubes: Side View (left) and Top View (right) .................................................. 51
Figure 6.21 – SR430 Screen Displaying 200mV Discriminator Level, Bin 64 at 10.24μs, and Bin 191 at 30.56μs .................................................................................. 53
Figure 6.22 – LTSpice Schematic of APD Connection for DCR Tests .................................................. 53
Figure 6.23 – Dark Box Connection of an APD in an SOIC-28 Package for DCR Tests ............... 54
Figure 6.24 – SR430 Screen Displaying Total Counts .................................................................................. 55
Figure 6.25 – SR430 Screen Displaying Bin Width, Bits per Record, and Records per Scan ...... 56
Figure 6.26 – Connection of LED Driver to TO-8 Package through Two Copper Tubes, Two Component 1 Connectors, and a Diffuser for LCR Tests .................................................................................. 57
Figure 6.27 – Dead Bugged TO-8 Package .................................................................................. 57
Figure 6.28 – LTSpice Schematic of LED Driver PCB .................................................................................. 58
Figure 6.29 – Copper Tube Connected to Power Meter using Component 2a (shown), 2b, and 2c .................................................................................. 60
Figure 7.1 – I-V Curve of SiPM Pixel .................................................................................. 61
Figure 7.2 – I-V Curve of SiPM Pixel Plotted in Microsoft Excel .................................................. 62
Figure 7.3 – I-V Curve of SiPM Pixel with Y-axes in Logarithmic Form .................................................. 62
Figure 7.4 – I-V Curve of SiPM Pixel Zoomed in around Breakdown Voltage .................................................. 63
Figure 7.5 – I-V Curve of 5μ-F APD Tested at Freedom Photonics .................................................. 64
Figure 7.6 – I-V Curve of 24μ-F APD Tested at Freedom Photonics .................................................. 65
Figure 7.7 – Difference in Photocurrents for 5μ-F and 24μ-F APDs .................................................. 66
| Figure A.5b.2 – 24μ Elementary                          | 87  |
| Figure A.5b.3 – 50μ Elementary                         | 87  |
| Figure A.5b.4 – 5μ Standard                            | 88  |
| Figure A.5b.5 – 24μ Standard                           | 88  |
| Figure A.5b.6 – 50μ Standard                           | 89  |
| Figure A.5b.7 – 5μ No EMITT                            | 89  |
| Figure A.5b.8 – 24μ No EMITT                           | 90  |
| Figure A.5b.9 – 50μ No EMITT                           | 90  |
| Figure A.5b.10 – 5μ BPOLY/PPLUS                         | 91  |
| Figure A.5b.11 – 24μ BPOLY/PPLUS                        | 91  |
| Figure A.5b.12 – 50μ BPOLY/PPLUS                        | 92  |
| Figure A.5b.13 – 5μ BPOLY/PPLUS Smaller                | 92  |
| Figure A.5b.14 – 24μ BPOLY/PPLUS Smaller               | 93  |
| Figure A.5b.15 – 50μ BPOLY/PPLUS Smaller               | 93  |
| Figure A.5b.16 – 5μ No Sub                              | 94  |
| Figure A.5b.17 – 24μ No Sub                             | 94  |
| Figure A.5b.18 – 50μ No Sub                             | 95  |
| Figure A.5b.19 – 5μ Circle                              | 95  |
| Figure A.5b.20 – 24μ Circle                             | 96  |
| Figure A.5b.21 – 50μ Circle                             | 96  |
| Figure A.5b.22 – 5μ Circle No Sub                       | 97  |
| Figure A.5b.23 – 24μ Circle No Sub                      | 97  |
| Figure A.5b.24 – 50μ Circle No Sub                      | 98  |
| Figure A.5d.1 – Version 1                               | 100 |
| Figure A.5d.2 – Version 2                               | 101 |
| Figure A.5d.3 – Version 3                               | 101 |
| Figure A.5d.4 – Version 4                               | 102 |
| Figure A.5d.5 – Version 5                               | 102 |
| Figure A.5d.6 – Version 6                               | 103 |
| Figure A.5d.7 – Version 7                               | 103 |
| Figure A.5d.8 – Version 8                               | 104 |
Figure A.5g.9 – Version 9
Figure A.5g.10 – Version 10
Figure A.5g.11 – Version 11
Figure A.7a.1 – I-V Curve of Min-P APD
Figure A.7a.2 – I-V Curve of Min-P APD with Y-axes in Logarithmic Form
Figure A.7a.3 – I-V Curve of Min-P Zoomed in around Breakdown Voltage
Figure A.7a.4 – I-V Curve of Min-F APD
Figure A.7a.5 – I-V Curve of Min-F APD with Y-axes in Logarithmic Form
Figure A.7a.6 – I-V Curve of Min-F Zoomed in around Breakdown Voltage
Figure A.7a.7 – I-V Curve of 5μ-P APD
Figure A.7a.8 – I-V Curve of 5μ-P APD with Y-axes in Logarithmic Form
Figure A.7a.9 – I-V Curve of 5μ-P Zoomed in around Breakdown Voltage
Figure A.7a.10 – I-V Curve of 5μ-F APD
Figure A.7a.11 – I-V Curve of 5μ-F APD with Y-axes in Logarithmic Form
Figure A.7a.12 – I-V Curve of 5μ-F Zoomed in around Breakdown Voltage
Figure A.7a.13 – I-V Curve of 24μ-P APD
Figure A.7a.14 – I-V Curve of 24μ-P APD with Y-axes in Logarithmic Form
Figure A.7a.15 – I-V Curve of 24μ-P Zoomed in around Breakdown Voltage
Figure A.7a.16 – I-V Curve of 24μ-F APD
Figure A.7a.17 – I-V Curve of 24μ-F APD with Y-axes in Logarithmic Form
Figure A.7a.18 – I-V Curve of 24μ-F Zoomed in around Breakdown Voltage
Figure A.7a.19 – I-V Curve of SiPM Pixel
Figure A.7a.20 – I-V Curve of SiPM Pixel with Y-axes in Logarithmic Form
Figure A.7a.21 – I-V Curve of SiPM Pixel Zoomed in around Breakdown Voltage
Figure A.7b.1 – DCR and LCR (643nm) vs. Bias Voltage for Min-P APD
Figure A.7b.2 – Photon Counts vs. Bias Voltage for Min-P APD
Figure A.7b.3 – DCR and LCR (643nm) vs. Bias Voltage for Min-F APD
Figure A.7b.4 – Photon Counts vs. Bias Voltage for Min-F APD
Figure A.7b.5 – DCR and LCR (643nm) vs. Bias Voltage for 5μ-P APD
Figure A.7b.6 – Photon Counts vs. Bias Voltage for 5μ-P APD
Figure A.7b.7 – DCR and LCR (643nm) vs. Bias Voltage for 5μ-F APD

xvii
Figure A.7b.8 – Photon Counts vs. Bias Voltage for 5μ-F APD

Figure A.7b.9 – DCR and LCR (643nm) vs. Bias Voltage for 24μ-P APD

Figure A.7b.10 – Photon Counts vs. Bias Voltage for 24μ-P APD

Figure A.7b.11 – DCR and LCR (643nm) vs. Bias Voltage for 24μ-F APD

Figure A.7b.12 – Photon Counts vs. Bias Voltage for 24μ-F APD
List of Equations

Equation 1 ........................................................................................................................................ 2
Equation 2 ........................................................................................................................................ 8
Equation 3 ...................................................................................................................................... 11
Equation 4 ...................................................................................................................................... 11
Equation 5 ...................................................................................................................................... 11
Equation 6 ...................................................................................................................................... 12
Equation 7 ..................................................................................................................................... 16
Equation 8 ..................................................................................................................................... 17
Equation 9 ..................................................................................................................................... 17
Equation 10 ................................................................................................................................... 17
Equation 11 ................................................................................................................................... 55
Equation 12 ................................................................................................................................... 55
Equation 13 ................................................................................................................................... 58
Equation 14 ................................................................................................................................... 58
Chapter 1: Introduction

1.1 Basic Principle and Applications of Photodetectors

Photodetectors are widely used in numerous products and applications in order to convert light signals into electrical signals. Used extensively in light detection and ranging (LiDAR) applications, photodetectors are capable of detecting low levels of reflected light in order to measure distances of objects and potentially generate a three-dimensional scan of the surrounding area, which is extremely useful for self-driving vehicles as shown in Figure 1.1 below.

Figure 1.1 – 3-D LiDAR Mapping for Self-driving Vehicle [1]

LiDAR systems produce a short duration pulse of light which is reflected off the nearest object in its path. Some of the reflected light is then detected by the photodetector in the LiDAR system, and the time of flight (TOF), the time between the produced pulse and the received light, is recorded. The TOF is then used to calculate the corresponding distance between the LiDAR device and the measured object using Equation 1 below,
\[ d = c \times \frac{\Delta t}{2} \]  
Equation 1

where \( d \) is the distance of the object in meters, \( c \) is the speed of light in a vacuum (3.0 \times 10^8 \text{ m/s}), and \( \Delta t \) is the TOF. Note the TOF is divided by two since the light pulse travels to the measured object and back to the LiDAR device as shown in Figure 1.2 below.

![Figure 1.2 – Photodetector in a LiDAR System [2]](image)

Numerous factors including the reflectivity of the measured object, the ambient light in the environment (namely sunlight), etc. affect the performance and accuracy of the LiDAR device.

Additional applications of photodetectors in which the number of incident photons is precisely determined include, but are certainly not limited to, image sensors, flow cytometry, radiation monitoring, spectroscopy, and optical communication [3]. Photodetectors are also utilized for security purposes as well as counting products on a conveyor belt by detecting the interruption of a light source (such as a laser beam) by an object.

1.2 Motivation

Since photodetectors convert light signals into electrical signals, an ideal photodetector would not generate any electrical signal under a dark condition in which no light is incident on the photodetector. In reality, however, current practical photodetectors produce undesired electrical signals called dark current when under a dark state. Additionally, depending on the
materials used for their construction, photodetectors are capable of detecting certain ranges of wavelengths within the electromagnetic spectrum shown in Figure 1.3 below.

![Electromagnetic Spectrum](image)

**Figure 1.3 – Electromagnetic Spectrum [4]**

Current conventional photodetectors fabricated using Silicon (Si), one of the most widely used semiconductor materials used in chip fabrication due to its vast availability and low cost, are capable of detecting wavelengths of light from 320 nm (or 190 nm for UV-enhanced Si photodetectors) up to a \( \lambda_c \) of 1100 nm with decreased responsivity, as the detection peaks then drops sharply for higher wavelengths [5]. There is a desire, however, to tailor photodetectors to detect higher wavelengths of light, namely 1550nm which lies in the near-infrared (NIR) region.

It is hypothesized that photodetectors comprised of Silicon-Germanium (SiGe) are capable of detecting higher wavelengths due to the lower band gap energy of Germanium (Ge) compared to that of Si, explained further in Chapter 3. In an effort to decrease dark current and tailor photodetector detection to higher wavelengths, this Thesis investigates the characteristics and performance of SiGe photodetectors designed with various structures, geometries, sizes, and layers and fabricated in the Austriamicrosystems (AMS) SiGe 350nm (S35) process as opposed to Si only based processes such as the ON Semiconductor 500nm (C5) process.
Chapter 2: Foundations of Semiconductor Physics

2.1 Semiconductor Basics

In solid state electronics, Si is one of the most commonly used semiconductor materials for chip fabrication due to its inexpensive nature and abundance in nature. Si has an atomic number of 14 which means that a single Si atom has 14 total electrons, two in the inner first shell, 8 in the second shell, and 4 in the outermost shell as seen in Figure 2.1 below.

![Silicon Atom](image)

**Figure 2.1 – Silicon Atom [6]**

A simplified view of a Si atom in which only the four valence electrons in the outermost shell of the Si atom are shown is commonly used since these are the electrons that form chemical bonds.

Another common semiconductor material, Ge, also has four valence electrons but has more free electrons and, thus, higher conductivity than Si for a given temperature due its lower band gap energy. When numerous Si atoms come together in a crystalline structure to form a solid, the valence electrons of neighboring Si atoms bond with one another, creating covalent bonds between the neighboring atoms as shown in Figure 2.2 below.
For intrinsic Si at zero Kelvin, all of the valence electrons of neighboring Si atoms are bonded to one another. However, as the temperature increases some electron can gain enough thermal energy in order to break free from their covalent bonds and get excited from the valence band up to the conduction band, leaving behind holes (or missing electrons) in their place in the valence band. This reduces the semiconductors resistance since there are more electrons in the conduction band capable of conducting electricity. The valence band and conduction band are separated by a band gap, as shown in Figure 2.3 below, which is the energy, in electron volts (eV), required for an electron to break free from the covalent bond and get excited from the valence band to the conduction band.
The band gap of intrinsic Si at room temperature is 1.12 eV [9]. Intrinsic semiconductors such as Si and Ge are Group IV elements since they have four valence electrons. An n-type semiconductor is formed by doping an intrinsic Group IV semiconductor with $N_D$ donor atoms of a Group V (pentavalent) element, such as Phosphorous (P), having five valence electrons. $N_D$ is simply the number of donor atoms the intrinsic semiconductor is doped with. Similarly, a p-type semiconductor is formed by doping an intrinsic Group IV semiconductor with $N_A$ acceptor atoms (where $N_A$ is the number of dopant acceptor atoms) of a Group III (trivalent) element, such as Boron (B), having three valence electrons.

Since an n-type semiconductor is doped with extra electrons, its majority charge carriers are electrons while holes are the minority charge carriers. Conversely, holes are the majority charge carriers and electrons the minority charge carriers for p-type semiconductors. Both n-type and p-type semiconductors, however, are still neutrally charged since the dopant impurity atoms, P for n-type and B for p-type, are initially electrically neutral.

2.2 PN Junction Diode

A diode is created when a p-type and n-type semiconductor are joined, forming a PN junction. The symbol for a diode is shown below in Figure 2.4.

![Diode Symbol](image)

Figure 2.4 – Diode Symbol

The p-type acts as the anode (A) of the diode while the n-type acts as the cathode (K). In the region near the PN junction, some of the free majority carriers in the n-type (electrons) fill the holes in the p-type. The free carriers near the metallurgical junction combine and neutralize,
effectively vanishing. As a result, a thin region called the depletion region (since it is depleted of free carriers) is formed around the PN junction as shown in Figure 2.5 below.

![Depletion Region Diagram](image)

**Figure 2.5 – PN Junction Depletion Region [10]**

Notice the portion of the depletion region in the n-type contains only positive charges due to the positively charged dopant P atoms while the portion of the depletion region in the p-type contains only negative charges due to the negatively charged dopant B atoms. Thus, the depletion region is also known as a space charge region since it is the only region in the semiconductor material that has electrical charge.

Due to the net negative charge in the p-type side of the depletion region and the net positive charge in the n-type side of the depletion region, an electric field is created in the depletion region pointing from n-type to p-type (K to A). This also produces a junction voltage, or junction potential, across the depletion region. Figure 2.6 below shows the how the energy bands bend around the fermi level at the PN junction.
When the depletion region is initially formed, it is very thin, so the electric field and junction potential are relatively weak. Thus, majority carriers near the PN junction on opposite sides are attracted to one other enough to overcome the weak junction potential and electric field, allowing them to combine and neutralize, effectively vanishing. This, however, increases the width (and with it the electric field and voltage potential) of the depletion layer preventing additional free carriers from crossing the PN junction and combining. Thus, equilibrium is achieved. Also associated with the depletion region is a depletion, or junction, capacitance that is inversely proportional to the width of the depletion region as shown in Equation 2 below,

\[
C = \frac{\varepsilon A}{d}
\]

where \(C\) is the depletion capacitance and \(d\) is the width of the depletion region.

If a PN junction diode is not biased with an external voltage, then the diode is under zero bias and thus operates in photovoltaic mode which is the principle for solar cells. If the diode is forward biased in which a higher potential is connected to the diode’s anode and lower potential
connected to the diode’s cathode, the diode will not conduct current until the external voltage exceeds, or overcomes, the junction potential of the diode. We are concerned, however, with reverse bias of PN junction diodes operating in photoconductive mode.

For reverse bias, higher potential is connected to the diode’s cathode and lower potential connected to the diode’s anode. The positive potential attracts electrons out of the n-type (or can be thought of as pushing holes in from the positive terminal of the battery which then combine with electrons in the n-type and neutralize/vanish), and the negative potential attracts holes out of the p-side (or can be thought of as pushing electrons in from the negative terminal of the battery which then combine with holes in the p-type and neutralize/vanish). As a result, the depletion region widens, and, thus, the depletion capacitance decreases. Under reverse bias, the diode current is negligible as it is in the nanoampere (nA) range.
Chapter 3: Photodiodes

3.1 Photodiode Basics

The PN junction diode is the basis for the simplest semiconductor photodetector, the photodiode. The symbol for a photodiode is shown below in Figure 3.1 below. Note its similarity to that of a regular diode except for the arrows indicating incident light.

![Photodiode Symbol](image)

**Figure 3.1 – Photodiode Symbol**

When light is shined on a Si photodiode, photons strike, or collide with, the Si material in the depletion region (where there is an electric field). If the energy of an incident photon is greater than or equal to the band gap energy of Si \((E > E_g)\), then it will knock one of the valence electrons of the impacted Si atom out of its covalent bond with a neighboring Si atom, generating an electron-hole (e-h) pair and resulting in photogenerated current (photocurrent) as illustrated below in Figure 3.2.

![Electron-Hole Pair Generation due to Incident Photons](image)

**Figure 3.2 – Electron-Hole Pair Generation due to Incident Photons [12]**
This phenomenon of absorbed light resulting in free electrons is known as the photoelectric effect.

Recall that wavelength and frequency are related by the speed of light as shown in Equation 3 below,

\[ c = \lambda \times \nu \quad \text{Equation 3} \]

where \( \lambda \) is wavelength in meters, \( \nu \) is frequency in Hertz (Hz), and \( c \) is the speed of light in a vacuum (3.0 \( \times \) 10\(^8\) m/s). Thus, the energy of a photon is calculated using Equation 4 below,

\[ E = h\nu = \frac{hc}{\lambda} \quad \text{Equation 4} \]

where \( h = 6.626 \times 10^{-34} \text{ J-s} \) (Planck’s constant), \( \nu \) is the frequency of the photon in Hz, and \( E \) is the photon energy in Joules (J). Recall 1 eV = 1.602 \( \times \) 10\(^{-19}\) J or 1 J = 6.242 \( \times \) 10\(^{18}\) eV. It can be seen that the maximum cutoff wavelength \( (\lambda_c) \) that can be detected by a semiconductor material is inversely proportional to the material’s band gap \( (E_g) \). Since wavelength and energy are inversely proportional, the wavelength of the incident light must be short enough in order to be detected by the photodiode since the energy of incident photons must be greater than or equal to the band gap energy of the semiconductor (Si for this discussion). This is shown by Equation 5 below,

\[ \lambda_c = \frac{hc}{E_g} = \frac{1.24}{E_g} \text{ um} \quad \text{Equation 5} \]

where \( E_g \) is the band gap of the semiconductor (in eV), and \( \lambda_c \) is the maximum cutoff wavelength in \( \mu \text{m} \).

Recall that a photodiode is reverse-biased such that it operates in photoconductive mode. Photogenerated e-h pairs in the depletion region are affected by its electric field such that photogenerated electrons move toward the n-type (connected to higher potential) and their
respective holes toward the p-type (connected to lower potential). Since conventional current flow is defined as the opposite direction of electron flow, the direction of the hole movement (in the direction of the electric field) signifies the direction of photocurrent (reverse current). The magnitude of the photocurrent generated by a photodiode is proportional to the light level (intensity or brightness) as shown in the current-voltage (IV) plot in Figure 3.3 below.

![Figure 3.3 – Photodiode I-V Curve for Increasing Light Levels](image)

The light level is essentially determined by the number of incident photons per second as shown in Equation 6 below,

\[ W = NE = Nh\nu = \frac{Nhc}{\lambda} \]  

Equation 6

where \( W \) is the light level, and \( N \) is the number of incident photons per second (pcs/s) [14].

### 3.2 Types of Photodiodes

In addition to the PN photodiode, similar devices such as PIN photodiodes and Schottky photodiodes exist and have slightly different properties, characteristics, operations, and
applications. The IR-enhanced PIN photodiode shown in Figure 3.4 below has drastically improved sensitivity in the NIR region for wavelengths from 900nm to 1100nm [15].

![Spectral Responsivity of IR-enhanced PIN photodiode](image)

**Figure 3.4 – Spectral Responsivity of IR-enhanced PIN photodiode [16]**

An avalanche photodiode (APD) is a photodiode with a high internal (built-in first stage) gain that results in an amplified photocurrent, allowing for measurement of low-level light signals and higher signal-to-noise ratio (SNR) than PIN photodiodes [17]. For relatively low reverse bias voltages, an APD operates as a normal photodiode in photocurrent mode. As the applied reverse voltage increases, however, the APD enters linear mode in which avalanche multiplication results. Avalanche multiplication is due to the electric field becoming so strong in the high gain avalanche region, shown in Figure 3.5 below, that primary photogenerated carriers (e-h pairs) are accelerated with enough kinetic energy to knock loose secondary carriers from impacted Si atoms. The secondary carriers, in turn, knock loose more and more tertiary e-h pairs and so on resulting in an avalanche effect.
As the reverse bias voltage is increased further to the breakdown voltage, an abrupt increase in current will occur, and the APD is said to operate in the Geiger mode allowing for the possibility of single photon detection. Figure 3.6 below shows an I-V plot detailing photoconductive, linear, and Geiger mode.

Figure 3.5 – Avalanche Multiplication in an APD [18]

Figure 3.6 – Photoconductive, Linear, and Geiger Mode on I-V Plot [19]
It is worth commenting at this point that photodiodes operate under reverse bias since an apparent fractional change in current is noticeable for varying intensity of incident light. If the photodiode were operated under forward bias, the difference in current magnitudes is virtually unnoticeable. In addition, the depletion region is much thinner under forward bias, so there is a smaller electric field and less photoactive area to absorb incident light.

Whereas APDs are typically operated slightly below the breakdown voltage in linear mode, a single-photon avalanche diode (SPAD) is an APD designed to operate exclusively beyond the breakdown voltage in Geiger mode. Thus, a single charge carrier is capable of causing a self-sustaining avalanche. As some authors refer to SPADs as Geiger-mode APDs (GmAPD), we will simply, for convenience, use APD as a blanket term regardless of the mode of operation throughout the remainder of this paper.

A silicon photomultiplier (SiPM), also known as a multi-pixel photon counter (MPPC), is an array of multiple APD pixels connected in parallel and operating in Geiger mode. A SiPM is capable of detecting weaker light levels than a single APD due to its significantly higher gain and also has single-photon counting capability [20]. A SiPM outputs a pulse with amplitude corresponding to the number of pixels that detect a photon at a given time. Each pixel is only capable of producing a pulse with amplitude corresponding to one photon, so an output pulse corresponding to a pixel detecting one photon is identical to an output pulse corresponding to a pixel detecting more than one photon at time. Thus, it is necessary for a SiPM to have enough pixels to match the number of incident photons.

3.3 Photodiode Parameters

An ideal photodiode would not generate any current under a dark state in which no light is incident on the photodiode. In practical photodiodes, however, a small undesirable current
called dark current exists even in a dark state. Dark pulses are pulses of current due to thermal generation of carriers in a SiPM or APD operated in Geiger mode. The number of dark pulses is referred to as the dark count while the number of dark pulses per second is defined as the dark count rate (DCR) with units of counts per second (cps). Since dark counts lead to detection errors, it is desired to minimize the number of dark counts in an APD. Dark counts increase with increasing reverse voltage and can be reduced by lowering the temperature. Figure 3.7 below shows the indistinguishable nature of dark counts from true output signal pulses in a SiPM.

![Image of Dark Pulses in a SiPM](image)

**Figure 3.7 – Dark Pulses in a SiPM [21]**

The gain, $M$, of an APD is expressed as the ratio of the number of carriers that are output after avalanche multiplication to the number of primary carriers. $M$ is calculated as in Equation 7 below,

$$M = \frac{I_p}{I_{p0}}$$  \hspace{1cm} \text{Equation 7}

where $I_p$ is the multiplied photocurrent resulting from a high reverse voltage, and $I_{p0}$ is the photocurrent (that doesn’t experience multiplication) resulting from a low reverse bias voltage.

Quantum efficiency (QE) is defined, for a SiPM, as the probability that carriers will be generated by light incident on a pixel and is dependent on the wavelength of the incident light. For a SiPM,
responsivity, or photosensitivity, \( (S; \text{unit: A/W}) \) is the ratio of output photocurrent \( (I_{SiPM}) \) to the incident light level (unit: W) and is expressed by Equation 8 below.

\[
S = \frac{I_{SiPM}}{\text{Incident Light Level}} \quad \text{Equation 8}
\]

Photosensitivity is proportional to gain and, therefore, increases with reverse voltage. The spectral responsivity \( (S \text{ vs. } \lambda) \) and responsivity as a function of reverse bias voltage \( (S \text{ vs. } V) \) for a Hamamatsu Si SiPM with a pixel pitch of 25\( \mu \)m is shown in Figure 3.8 below.

![Figure 3.8 – S vs. \( \lambda \) (left) and S vs. Reverse Voltage (right) for a Hamamatsu Si SiPM [22]](image)

For a SiPM, photon detection efficiency \( (PDE) \), expressed by Equation 9 below, is a ratio of the number of detected photons to the number of incident photons during photon counting.

\[
PDE = \frac{\# \text{ of detected photons}}{\# \text{ of incident photons}} \quad \text{Equation 9}
\]

PDE can also be expressed as the product of fill factor \( (F_g) \), \( QE \), and avalanche probability \( (Pa) \) as shown in Equation 10 below,

\[
PDE = F_g \times QE \times Pa \quad \text{Equation 10}
\]
where $F_g$ is the ratio of photosensitive (light detectable) area to the total area of the APD or SiPM, and $P_a$ is the probability that avalanche multiplication will occur due to carriers generated in a pixel [23]. Figure 3.9 below shows PDE as a function of wavelength (PDE vs. $\lambda$) and PDE as a function of reverse voltage (PDE vs. $V$) for a Hamamatsu Si SiPM with a pixel pitch of 25$\mu$m.

![Graph showing PDE vs. $\lambda$ and PDE vs. Voltage](image)

**Figure 3.9 – PDE vs. $\lambda$ (left) and PDE vs. Reverse Voltage (right) for a Hamamatsu Si SiPM**

[24]

In order to detect a single photon, an APD is operated in Geiger mode at a reverse voltage above its breakdown voltage. As a result, a saturation output called Geiger discharge, independent of the light level, is produced and continues as long as the high electric field is maintained. Therefore, an external circuit such as a quenching resistor ($R_Q$) (passive quenching), shown in Figure 3.10 below, connected in series with the APD must be used in order to lower the operating, or bias, voltage back down below the breakdown voltage and cease the Geiger discharge.
Figure 3.10 – Passive Quenching Resistor in Series with Geiger-mode APD Pixel [25]

When the output current due to Geiger discharge flows through the resistor, a voltage drop occurs and stops the avalanche multiplication, allowing for detection of the next photon as shown in Figure 3.11 below.

Figure 3.11 – Passive Quenching Operation on Geiger-mode APD I-V Curve [26]
A phenomenon termed crosstalk can cause detection errors in a SiPM by a primary electrical discharge, resulting from a pixel detecting a photon, leaking into a neighboring adjacent pixel. Crosstalk is the result of secondary photons being generated by an incident photon through the avalanche multiplication process of the pixel and the secondary photons being detected by other pixels in the SiPM. Crosstalk is almost independent of temperature but increases with reverse voltage. In addition, undesirable afterpulses may occur as a delayed pseudo signal resulting from the true signal output pulse. Afterpulses are due to generated carriers being trapped by defects in the crystal lattice then released after some delay time. Afterpulses are another cause of detection errors and increase with decreasing temperature due to a higher probability of generated carriers being trapped by crystal defects.
Chapter 4: Thesis Research

4.1 Research Foundations

Figure 4.1 below shows the layout and corresponding cross-sectional view of a 10μm x 10μm Si APD designed in Electric and fabricated in ON Semiconductor’s C5 (500nm = 0.5μm = 0.5 Micron) process.

![Layout of 10μm Si APD](image)

Figure 4.1 – Layout of 10μm Si APD

Note the diode formed between the P+ and N-Well in the cross section. Also, notice the presence of a full guard ring for preventing premature edge breakdown [27]. The presented research consists of characterization of the performance and properties of APDs fabricated using SiGe due to the lower band gap of SiGe compared to Si, allowing for detection of higher wavelengths. Using Equation 5 from Chapter 3, pg. 11, the maximum $\lambda_c$ for Si, which has a band gap energy
of 1.12eV, is 1100 nm. Ge, however, has a lower band gap of 0.67 eV which yields a higher $\lambda_c$ of 1850 nm. The concentration of Ge in SiGe is typically 12% which results in a band gap of 1.00 eV, yielding a $\lambda_c$ of 1240nm. These results are summarized in Table 4.1 below.

<table>
<thead>
<tr>
<th>Composition</th>
<th>Band Gap ($E_g$)</th>
<th>Maximum Cutoff Wavelength ($\lambda_c$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Si</td>
<td>1.12 eV</td>
<td>1100 nm</td>
</tr>
<tr>
<td>Ge</td>
<td>0.67 eV</td>
<td>1850 nm</td>
</tr>
<tr>
<td>SiGe (12% Ge concentration)</td>
<td>1.00 eV</td>
<td>1240 nm</td>
</tr>
</tbody>
</table>

Table 4.1 – Maximum Cutoff Wavelength vs. Band Gap Energy for Si, Ge, and SiGe

Since SiGe optical devices exhibit extended infrared (IR) response compared to Si, various APD test structures were laid out in the AMS S35 process which allows for both high-speed optical devices and electronic circuits on the same chip. The APD variants were fabricated and tested in order to investigate the effect on the APDs performance, characteristics, and properties for different sizes, structures, layers, geometries, etc. Furthermore, one main goal of this research is to determine what layers the SiGe contribution comes from. The cross-sectional view for high speed (3.3V) and high voltage (5V) HBT modules in the S35 process is shown below in Figure 4.2.
The S35 layers referenced throughout the remainder of this paper are presented in Table 4.2 below [29].

<table>
<thead>
<tr>
<th>Layer</th>
<th>Layer Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BNTUB (WB)</td>
<td>n-tub layer for bipolar transistors</td>
</tr>
<tr>
<td>BNTUB2 (WB2)</td>
<td>n-tub layer for high voltage BJT’s (encloses BNTUB)</td>
</tr>
<tr>
<td>NTUB (NW)</td>
<td>n-tub layer</td>
</tr>
<tr>
<td>NBUR (BN)</td>
<td>n+ buried layer</td>
</tr>
<tr>
<td>DIFF (OD)</td>
<td>diffusion layer</td>
</tr>
<tr>
<td>COLL (IS)</td>
<td>sinker implant layer</td>
</tr>
<tr>
<td>BPOLY (BP)</td>
<td>base poly layer</td>
</tr>
<tr>
<td>EPOLY (PE)</td>
<td>emitter poly layer</td>
</tr>
<tr>
<td>EMITT (EC)</td>
<td>emitter opening layer</td>
</tr>
<tr>
<td>NPLUS (NP)</td>
<td>n+ implant layer</td>
</tr>
<tr>
<td>PPLUS (PP)</td>
<td>p+ implant layer</td>
</tr>
<tr>
<td>CONT (CO)</td>
<td>contact layer (connects MET1 to DIFF/BPOLY/EPOLY)</td>
</tr>
<tr>
<td>MET1 (M1)</td>
<td>metal1 layer</td>
</tr>
</tbody>
</table>

| Table 4.2 – Relevant S35 Layers |

4.2 Elementary APD

Figure 4.3 below shows the Cadence layouts and cross-sectional views of a SiGe NPN high voltage (5V) HBT in the S35 process as well as the SiGe NPN modified to create a two terminal device, an APD. This was done by deleting the emitter poly layer (EPOLY) in order to allow light to strike the SiGe. By deleting EPOLY, the emitter of the NPN is removed and results in a PN structure (APD) where P is the base (anode) and N is the collector (cathode).
The metal1 (MET1) and contact (CONT), which connects MET1 to EPOLY, layers around the emitter opening layer (EMITT) were also deleted. Also note that a P-substrate connection (guard ring) was added to the modified SiGe NPN (APD). The P-substrate connection consists of the P+ implant layer (PPLUS), the diffusion layer (DIFF), MET1, and CONT (which connects MET1 to DIFF).
The dimensions of EMITT are 0.4μm x 0.8μm (minimum size) and signifies the active area of the APD. Additional base (anode) and collector (cathode) contacts (CONT) were added in MET1 rings around the active area (EMITT) of the APD to ensure proper connection. P-substrate (guard ring) contacts were also added, yielding the basis of the APDs presented throughout the remainder of this paper. This base case APD is classified as the Minimum Partial Guard Ring (Min-P) APD and is shown in Figure 5.2 in Chapter 5, pg. 28. Modifying the Min-P APD such that the P-substrate rings around the entire APD results in the Minimum Full Guard Ring (Min-F) APD, shown in Figure 5.3 in Chapter 5, pg. 28.
Chapter 5: Chip Design, Layout, and Fabrication

5.1 Description of Chips

Three IC chips containing numerous APD variants were designed and laid out by the researchers and submitted to MOSIS for fabrication. Chip 1 was received and tested, Chip 2 is expected to be received in November 2018, and Chip 3 is expected to be received in January 2019. Though it was necessary to violate certain DRC rules for various APD designs, all APDs were designed with minimal DRC errors and laid out to be as small as possible for each respective variant in order to conserve space.

5.2 Chip 1

Chip 1 has 53 pads containing 6 APD test structures, a single SiPM pixel, and a 16 x 16 SiPM array. The APD variants are partial and full guard rings structures with EMITT layer dimensions of 0.4μm x 0.8μm (minimum), 5μm x 5μm, and 24μm x 24μm (maximum). The SiPM pixel is comprised of the 24μm full guard ring structure with a 350kΩ serpentine resistor in series with its cathode. The SiPM array is comprised of 256 SiPM pixels connected in parallel and arranged in a 16x16 array. Figure 5.1 below shows the design of the chip in Cadence.
Figure 5.1 – Cadence Layout of Chip 1

Note the use of interior pads in order to maximize space. The pin table for Chip 1 is shown in Table 5.1 below. A “P” signifies partial guard ring while “F” signifies full guard ring.

<table>
<thead>
<tr>
<th>APD</th>
<th>Anode (A)</th>
<th>Cathode (K)</th>
<th>Guard Ring (G)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min-P</td>
<td>34</td>
<td>33</td>
<td>42</td>
</tr>
<tr>
<td>Min-F</td>
<td>36</td>
<td>35</td>
<td>43</td>
</tr>
<tr>
<td>5μ-P</td>
<td>38</td>
<td>37</td>
<td>44</td>
</tr>
<tr>
<td>5μ-F</td>
<td>40</td>
<td>39</td>
<td>46</td>
</tr>
<tr>
<td>24μ-P</td>
<td>2</td>
<td>3</td>
<td>49</td>
</tr>
<tr>
<td>24μ-F</td>
<td>4</td>
<td>5</td>
<td>50</td>
</tr>
<tr>
<td>SiPM Pixel</td>
<td>47</td>
<td>48</td>
<td>46</td>
</tr>
<tr>
<td>SiPM Array</td>
<td>22</td>
<td>21</td>
<td>19</td>
</tr>
</tbody>
</table>

Table 5.1 – Chip 1 Pin Table
The layouts of each APD are shown in Figures 5.2 through 5.9 below.

Figure 5.2 – Cadence Layout of Min-P

Figure 5.3 – Cadence Layout of Min-F
Figure 5.4 – Cadence Layout of 5μ-P

Figure 5.5 – Cadence Layout of 5μ-F
Figure 5.6 – Cadence Layout of 24μ-P

Figure 5.7 – Cadence Layout of 24μ-F
Figure 5.8 – Cadence Layout of SiPM Pixel (24μ-F w/ 350kΩ serpentine resistor)

Figure 5.9 – Cadence Layout of SiPM Array (16x16 Array of SiPM pixels)
Figure 5.10 below shows the layouts and corresponding cross-sectional views of the 5μ-P and 5μ-F APDs for comparison to the 10μ Si APD in Figure 4.1 in Chapter 4, pg. 21. Note the presence of the graded SiGe in the active area of the APD.

Figure 5.10 – Cadence Layout and Cross Section of 5μ-P (left) and 5μ-F (right)

Figure 5.11 below shows the fabricated chip.

Figure 5.11 – Fabricated Chip 1
The fabricated chip die was wire bonded to SOIC-28 packages, using the K & S 4526 Wire Bonder in the lab at UNLV shown in Figure 5.12 below, according to the two bonding diagrams shown in Figure 5.13 below.

Figure 5.12 – K & S 4526 Wire Bonder [31]

Figure 5.13 – SOIC-28 Bonding Diagram Version 1 (left) and Version 2 (right) for Chip 1
Tables 5.2 and 5.3 below show the bonding tables for Chip 1.

<table>
<thead>
<tr>
<th>APD</th>
<th>Anode (A)</th>
<th>Cathode (K)</th>
<th>Guard Ring (G)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Chip Pin #</td>
<td>Package Pin #</td>
<td>Chip Pin #</td>
</tr>
<tr>
<td>Min-F</td>
<td>36</td>
<td>19</td>
<td>35</td>
</tr>
<tr>
<td>24μ-F</td>
<td>4</td>
<td>24</td>
<td>5</td>
</tr>
<tr>
<td>SiPM Array</td>
<td>22</td>
<td>12</td>
<td>21</td>
</tr>
</tbody>
</table>

Table 5.2 – SOIC-28 Package Bonding Table Version 1 for Chip 1

<table>
<thead>
<tr>
<th>APD</th>
<th>Anode (A)</th>
<th>Cathode (K)</th>
<th>Guard Ring (G)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Chip Pin #</td>
<td>Package Pin #</td>
<td>Chip Pin #</td>
</tr>
<tr>
<td>Min-P</td>
<td>34</td>
<td>17</td>
<td>33</td>
</tr>
<tr>
<td>Min-F</td>
<td>36</td>
<td>19</td>
<td>35</td>
</tr>
<tr>
<td>5μ-P</td>
<td>38</td>
<td>21</td>
<td>37</td>
</tr>
<tr>
<td>5μ-F</td>
<td>40</td>
<td>23</td>
<td>39</td>
</tr>
<tr>
<td>24μ-P</td>
<td>2</td>
<td>25</td>
<td>3</td>
</tr>
<tr>
<td>SiPM Pixel</td>
<td>47</td>
<td>9</td>
<td>48</td>
</tr>
</tbody>
</table>

Table 5.3 – SOIC-28 Package Bonding Table Version 2 for Chip 1

The SOIC-28 package was then soldered to its respective printed circuit board (PCB) as shown in Figure 5.14 below.

The PCBs were designed using FreePCB as shown in Figure 5.15 below.
The fabricated chip die was also wire bonded to a TO-8 package according to the bonding diagram shown in Figure 5.16 below as well as those in Appendix 5a.

Note each TO-8 is bonded in the same manner as shown in Figure 5.17 below.
Figure 5.17 – TO-8 Package (left) and Wire Bonded Chip 1 in TO-8 Package (right)

Table 5.4 below shows the bond plan table (TO-8 package pins) for Chip 1.

<table>
<thead>
<tr>
<th>Chip Pin #</th>
<th>Pin Description</th>
<th>APD</th>
<th>Bond Plan #</th>
</tr>
</thead>
<tbody>
<tr>
<td>34</td>
<td>Anode (A)</td>
<td>Min-P</td>
<td>1</td>
</tr>
<tr>
<td>33</td>
<td>Cathode (K)</td>
<td>Min-F</td>
<td>2</td>
</tr>
<tr>
<td>42</td>
<td>Guard Ring (G)</td>
<td>5μ-P</td>
<td>3</td>
</tr>
<tr>
<td>36</td>
<td>A</td>
<td>5μ-F</td>
<td>3</td>
</tr>
<tr>
<td>35</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>43</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>38</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>37</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>44</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>40</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>39</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>46</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>A</td>
<td>24μ-P</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>49</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>A</td>
<td>24μ-F</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>50</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>47</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>48</td>
<td>K</td>
<td>SiPM Pixel</td>
<td>4</td>
</tr>
<tr>
<td>46</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>K</td>
<td>SiPM Array</td>
<td>4</td>
</tr>
<tr>
<td>19</td>
<td>G</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 5.4 – TO-8 Package Bond Plans 1, 2, 3, and 4 for Chip 1
5.3 Chip 2

Chip 2, shown in Figure 5.18 below, contains 24 APD test structures and 66 pads.

The APD’s on Chip 2 are classified into three sizes with EMITT layer dimensions of 5μm x 5μm, 24μm x 24μm, and 50μm x 50μm, and all have full guard rings unless specifically mentioned. For each size (5μ, 24μ, and 50μ), the APD variants are documented below, and their corresponding layouts are presented in Appendix 5b.

**Elementary** – These structures are the APD design in Figure 4.3 (right) from Chapter 4, pg. 24, with no rings around the active area but additional contacts to ensure proper connection.
Standard – These structures are full guard ring structures, the basis for the following test structures. 5μ and 24μ are equivalent to 5μ-F and 24μ-F on Chip 1.

No EMITT - These structures are simply the Standard structures with the EMITT layer removed in order to determine if the SiGe contribution is due solely to EMITT. Figure 5.19 below shows the layout and corresponding cross-sectional view of the 5μ No EMITT APD.

![Cadence Layout and Cross Section of No EMITT](image)

**Figure 5.19 – Cadence Layout and Cross Section of No EMITT**

BPOLY/PPLUS – These structures are the No EMITT structures but with the BPOLY layer replaced with PPLUS in order to determine if the SiGe contribution is, in fact, NOT due solely to EMITT but rather from the BPOLY layer. PPLUS maintains the same dimensions as the BPOLY layer it replaces, but this requires the dimensions of the active area DIFF layer to increase in order to satisfy design rules. Figure 5.20 below shows the layout and corresponding cross-sectional view of the 5μ BPOLY/PPLUS APD.
Figure 5.20 – Cadence Layout and Cross Section of BPOLY/PPLUS

BPOLY/PPLUS Smaller – These structures are the BPOLY/PPLUS structures, but the active area DIFF layer maintains the same dimensions as in the No EMITT and Standard structures to maintain consistent active area. As a result, however, PPLUS is required to have smaller dimensions than the BPOLY layer it replaces in order to satisfy design rules.

No Sub - These structures are simply the Standard structures with the substrate guard ring removed in order to investigate its effect on the APDs performance.

Circle – These structures are simply the circular versions of the Standard structures with their sizes characterized by the diameter of the EMITT layer circle. This was done to eliminate high electric field at sharp corners of the APD which lead to a high DCR [32].

Circle No Sub - These structures are simply the Circle structures with the substrate guard ring removed in order to investigate its effect on the APDs performance.
The fabricated chip die will be wire bonded to TO-8 packages according to the bond plan and pin table for Chip 2 shown in Appendix 5c. The nine bonding diagrams for Chip 2 are shown in Appendix 5d. Note each TO-8 is bonded in the same manner.

5.4 Chip 3

Chip 3, shown in Figure 5.21 below, contains 67 pads and 22 APD test structures.

![Figure 5.21 – Cadence Layout of Chip 3](image)

The APD’s on Chip 3 are classified into three sizes with EMITT layer dimensions of 5μm x 5μm, 24μm x 24μm, and 50μm x 50μm, and all have full guard rings unless specifically
mentioned. For each size (5μ, 24μ, and 50μ), the APD variants are documented below, and their corresponding layouts are presented in Appendix 5e.

**noBNTUB2** – These structures are the **Standard** structures but with BNTUB2 deleted in order to investigate the impact of BNTUB2, which is used for high voltage (5V) HBTs, compared to only BNTUB, used for low voltage (3.3V) high speed HBT’s. The researchers are interested to see if BNTUB2 is a buried “deep” N-well or if it is simply used for BJTs rather than MOSFETs which are suspected to utilize NTUB and NBUR. Figure 5.22 below shows the cross-sectional view of a SiGe NPN low voltage (3.3V) high speed HBT, which does not contain BNTUB2, in the S35 process to be compared to Figure 4.3 (left) in Chapter 4, pg. 24. As both cross sections in Figures 4.3 (left) and 5.22 contain a N+ buried layer, it is suspected that both BNTUB and BNTUB2 yield a N+ buried layer despite the absence of the NBUR layer.

![Diagram](image.png)

**Figure 5.22 – Cross Section for SiGe NPN Low Voltage (3.3V) High Speed HBT [33]**
**TUBBUR** – These structures have BNTUB and BNTUB2 replaced by NTUB and NBUR and are to be compared to **Standard** and **noBNTUB2** in order to determine the effect of BNTUB, BNTUB2, NTUB, and NBUR as explained in the description of **noBNTUB2** above.

**TUB** – These structures have BNTUB and BNTUB2 replaced by only NTUB and are to be compared to **Standard** and **noBNTUB2** in order to determine the effect of BNTUB, BNTUB2, NTUB, and NBUR as explained in the description of **noBNTUB2** above.

The following APD variants were laid out for sizes of 24μ and 50μ.

**Cyl** – These structures contain four cylindrical photodiodes connected in parallel similar to Figure 5.23 shown below.

![Figure 5.23](34)

**Striped BNTUB2** – These structures are comparable to **Standard** but with BNTUB2 laid out in strips in order to create an APD with striped n-wells.

**Striped Half BNTUB2** – These structures are the same as **Striped BNTUB2** but with the BNTUB2 strips laid out with a 50% concentration such that the strips of BNTUB2 are half the total area of the homogeneous BNTUB2 in the **Standard** structures.
**Striped TUBBUR** – These structures are comparable to TUBBUR but with TUB & BUR both laid out in strips as shown in Figure 5.24 below in order to create an APD with striped n-wells to be compared to **Striped BNTUB2**. The following structures are simply variations of these structures, or can be thought of as variations of the TUBBUR structures with TUB and BUR independently laid out in strips.

![Figure 5.24 – APD Layout with Striped N-Wells [35]](image)

**Striped BUR hTUB** – These structures are the same as Striped TUBBUR but with only BUR striped and TUB left homogenous as in TUBBUR.

**Striped BUR Half TUB** – These structures are the same as Striped BUR hTUB but with TUB strips laid out with a 50% concentration such that the strips of TUB are half the total area of the homogeneous TUB in the Striped BUR hTUB structures.
The following APD variant was laid out only for a size of 24μ.

24μ Striped Half TUB hBUR – These structures are the same as Striped BUR Half TUB but with BUR homogeneous, so the only difference between these structures and the TUBBUR structures is that TUB strips are laid out with a 50% concentration such that the strips of TUB are half the total area of the homogeneous TUB in the TUBBUR structures.

The fabricated chip die will be wire bonded to TO-8 packages according to the bond plan and pin table for Chip 3 shown in Appendix 5f. The eleven bonding diagrams for Chip 3 are shown in Appendix 5g. Note each TO-8 is bonded in the same manner, just as in Chip 2.
Chapter 6: Chip Testing Explanation and Procedure

6.1 Testing Explanation

Chip 1 is the only chip that has been tested as Chip 2 and Chip 3 have yet to be received from MOSIS. I-V characteristic curves, responsivity, and QE for the APDs on Chip 1 were tested at Freedom Photonics using SOIC-28 packages. I-V curves for the APDs on Chip 1 were also tested by the researchers at UNLV in order to compare results to those obtained at Freedom Photonics and determine the reliability of the testing equipment and procedure set up by the researchers at UNLV. In addition, at the request of Freedom Photonics, DCR and light count rate (LCR) tests were performed by the researchers at UNLV. Though Chip 1 was tested at UNLV in both SOIC-28 and TO-8 packages, only TO-8 package testing results for Chip 1 in TO-8 packages are presented as the testing results for Chip 1 in SOIC-28 packages are similar yet less consistent compared to those of the TO-8 packages.

6.2 Description of Testing Equipment

The testing equipment utilized is presented in Figures 6.1 through 6.12 below.

Figure 6.1 – Full Test Equipment Set Up
Figure 6.2 – Keithley 2450 SourceMeter

Figure 6.3 – GW Instek GPS-3303 Programmable Power Supply

Figure 6.4 – Tektronix PS 5010 Programmable Power Supply

Figure 6.5 – GW Instek AFG-2225 Arbitrary Function Generator
Figure 6.6 – Stanford Research Systems SR430 Multi-Channel Scaler

Figure 6.7 – Lecroy WaveMaster 8300A 3 GHz Oscilloscope

Figure 6.8 – Mini-Circuits ZFL-500LN-BNC+ Small Signal, Low Noise Amplifier (LNA) with a gain of 24dB

Figure 6.9 – Thorlabs PM100USB Power and Energy Meter Interface
An LED driver PCB was also designed using EAGLE in order to supply a fixed amount of current (determined by resistor values) to a diffused LED with a certain wavelength such that the APD’s could be tested for fixed wavelengths and light intensities. The PCB schematic is
shown in Figure 6.13, the PCB design and fabricated PCB are shown in Figure 6.14, and the populated PCB (containing a diffused LED, a 1N4148 diode, and a LM334 adjustable current source) is shown in Figure 6.15, all below.

![Figure 6.13 – PCB Schematic using EAGLE](image1)

![Figure 6.14 – LED Driver PCB Design using EAGLE (left) and Fabricated PCB (right)](image2)

![Figure 6.15 – Populated LED Driver PCB](image3)
Copper tubes and 3D printed connector components were also utilized for reliable connection between the LED driver PCB and TO-8 package. The design of the 3D printed connector, component 1, and the fabricated component 1 are shown in Figures 6.16 and 6.17, respectively, below.

![Figure 6.16 – Design of 3D Printed Connector, Component 1](image)

The bottom opening of component 2a was modified to be a 1.5mm hole in component 2b which was modified to have the 1.5mm hole offset by 1mm in component 2c. The designs of the 3D printed connectors, component 2a, component 2b, and component 2c are shown in Figure 6.18 below, and the fabricated components are shown in Figure 6.19 below.
Figure 6.18 – Designs of 3D Printed Connectors (from left to right): Components 2a, 2b, and 2c (side view), Component 2a (bottom view), Component 2b (bottom view), and Component 2c (bottom view)

Figure 6.19 – Fabricated Components (from left to right): Components 2a, 2b, and 2c (side view), Component 2a (bottom view), Component 2b (bottom view), and Component 2c (bottom view)

The copper tubes utilized are shown in Figure 6.20 below.

Figure 6.20 – Copper Tubes: Side View (left) and Top View (right)
6.3 Description of Testing Procedure

6.3a I-V Curves

I-V curves were performed for the APDs using the Keithley 2450 SourceMeter in order to determine current magnitudes for a voltage sweep from 0V to 13V. As a current limit of 1mA (and later 200μA) was used to prevent damaging the APDs, some I-V curves do not reach the upper voltage limit of 13V. The 2450 SourceMeter was connected via BNC cable to the cathode of the APD while the anode and guard ring were grounded. I-V curves were performed for a dark state using the dark box as well as an arbitrary light condition using the ambient room light.

6.3b DCR

Tests of DCR were performed for voltages ranging from the breakdown voltage of the APD to 16V. In order to observe the amplitude of dark pulses, the output of the LNA was originally connected to the Lecroy 8300A Oscilloscope. As a result, it was determined to set the discriminator level on the SR430 to 200mV as shown in Figure 6.21 below. Also notice in Figure 6.21 below that the screen of the SR430 only displays from bin 64 at 10.24μs to bin 191 at 30.56μs and sums the “Total” counts over 10,000 records. The SR430 can only perform the math functions used to calculate the “Total” counts on the data displayed on the screen between bin 64 and bin 191. Thus, the assumption was made that the counts displayed on the screen of the SR430 in the 20.32μs from bin 64 to bin 191 accurately represents the count trend for 1 second.
The tested APD was then connected in the dark box as shown in Figures 6.22 and 6.23 below.
A BNC cable was connected from the 2450 SourceMeter to the cathode of the APD through a 150kΩ resistor. Another BNC cable was connected from the anode of the APD to the input of the Mini-Circuits LNA. The LNA was powered with 15V from the 5010 Power Supply, and its output was connected to the SR430 Signal In. A 50Ω resistor was also connected from the anode of the APD to ground, and the guard ring was connected to ground. The 2225 function generator was set to a 50% duty cycle square wave with a frequency of 1KHz, amplitude of 2.5Vpp, and offset of 1.25VDC and was connected to the Trigger In of the SR430. The voltage of the 2450 SourceMeter was increased in varying increments up to 16V starting from the breakdown voltage of the APD, where dark counts began to be present on the SR430. The “Total” counts value on the SR430, shown in Figure 6.24 below, was recorded for each voltage step.
Figure 6.24 – SR430 Screen Displaying Total Counts

The “Total” counts value was then used to calculate $DCR$ using Equation 11 below,

$$DCR = Total \times \frac{49,212.6}{10,000} = Total \times 4.92126 \quad \text{Equation 11}$$

where 10,000 is the number of records in the scan over which “Total” is summed, and 49,212.6 is the number of 20.32\,\mu s periods in a second, calculated using Equation 12 below, due to the screen of the SR430 being set to display from 10.24\,\mu s to 30.56\,\mu s.

$$\frac{1 \text{ second}}{(30.56 - 10.24)\mu s} = 49,212.6 \quad \text{Equation 12}$$

In order to confirm the accuracy of this method, a similar calculation was done using the bin width, bins per record, and records per scan as shown in Figure 6.25 below.
6.3c LCR

For the TO-8 packages, LCR tests were also performed using various diffused LEDs of different wavelengths and powered by the LED driver PCB connected to the TO-8 package through two copper tubes. The copper tubes were connected by two component 1 connectors in Figure 6.17, pg. 50, with the Thorlabs Diffuser in Figure 6.12, pg. 48, between them (to evenly distribute the LED light for better uniformity) as shown in Figure 6.26 below.
Figure 6.26 – Connection of LED Driver to TO-8 Package through Two Copper Tubes, Two Component 1 Connectors, and a Diffuser for LCR Tests

The TO-8 package was connected as shown in Figure 6.27 below with dead bug techniques using a copper clad board. The TO-8 package was connected exactly the same as it was in the dark box according to Figure 6.22, pg. 53.

Figure 6.27 – Dead Bugged TO-8 Package
The LED driver PCB was connected to 10V from the 3303 Power Supply, and the resistor values on the LED driver PCB were calculated using Equation 13 and Equation 14 below from the LM334 datasheet such that $R_1$ and $R_2$ were set to 27Ω and 267Ω, respectively, in order to supply the LED with a current of 5mA [36].

\[
I_{SET} \approx \frac{0.134 \, V}{R_1} \quad \text{Equation 13}
\]

\[
R_2 = 10 \times R_1 \quad \text{Equation 14}
\]

An LTSpice schematic shown in Figure 6.28 below was also drafted and simulated to ensure the accuracy of the resistor calculations for a current of 5mA.

![Figure 6.28 – LTSpice Schematic of LED Driver PCB](image-url)
Note the intensity of the incident light due to the LED can be increased by supplying the LED with more current. The LCR tests were then performed exactly like the DCR tests described previously.

**6.3d Power Uniformity**

In order to test responsivity and QE of an APD, the power resulting from light incident on the tested APD must be known. Thus, the researchers first needed to determine the uniformity of the power supplied by a LED used as the source of incident light such that the power of the incident light striking a single APD on the chip could be accurately determined. For uniform power supplied by the LED, the power of the incident light striking a single APD on the chip could be accurately determined by multiplying the total power measured in the area of the entire chip by the ratio of the area of the tested APD to the area of the entire chip. Thus, the LED driver PCB was connected as it was for the light count tests. However, instead of the lower copper tube connected to a TO-8 package, it was connected to the Thorlabs Power Meter. This was done using the 3D printed connector components 2a, 2b, and 2c shown in Figure 6.19, pg. 51, as shown in Figure 6.29 below. The three different 3D printed connector component variations were used in order to measure the power at various areas and determine the uniformity of the power due to the LED.
The power measured at various areas was consistent, suggesting uniformity of the power supplied by the LED. By looking at the beam produced by the LED, however, it was evident that the light was clearly not uniform. Furthermore, multiple issues and concerns arose surrounding the comparison of the power measured in the area of the sensor in the Power Meter to the power of the light incident on the chip in a TO-8 package. As a result, it was apparent that further calibration and power uniformity tests using more reliable testing equipment is required in order to accurately measure responsivity and QE of an APD.
Chapter 7: Testing Results

7.1 I-V Curve Test Results

The I-V curve for the SiPM pixel in an arbitrary light state using the ambient room light is shown in Figure 7.1 below.

![I-V Curve of SiPM Pixel](image)

**Figure 7.1 – I-V Curve of SiPM Pixel**

The I-V curve data on the Keithley 2450 SourceMeter was exported to Microsoft Excel in order to examine the data and generate customized graphs with both dark and light states on the same plot. The raw data is available upon request. The SiPM pixel has lower current than the other APDs due to the 350kΩ resistor in series with its anode, allowing to clearly see the increase in current amplitude from dark to light state on the same plot. Thus, the I-V curve of the SiPM Pixel in a dark state as well as an arbitrary light state, labeled Total Current, using the ambient room light is shown in Figure 7.2 below for comparison to Figure 3.3 in Chapter 3, pg. 12.
Figure 7.2 – I-V Curve of SiPM Pixel Plotted in Microsoft Excel

The same plot with current and gain on the y-axes expressed in logarithmic form for better distinction between Dark and Total Current is shown in Figure 7.3 below.

Figure 7.3 – I-V Curve of SiPM Pixel with Y-axes in Logarithmic Form
Note the Photo Current is equal to the Dark Current subtracted from the Total Current, and the Gain is plotted by dividing the Total Current at each voltage increment by the Total Current at 0V such that there is a gain of 1 at 0V. Figure 7.4 below shows the I-V curve zoomed in around the tested APDs breakdown voltage.

![SiPM Pixel: I-V Curve](image)

**Figure 7.4 – I-V Curve of SiPM Pixel Zoomed in around Breakdown Voltage**

These three I-V curves for the remaining structures on Chip 1 (Min-P, Min-F, 5μ-P, 5μ-F, 24μ-P, and 24μ-F) are shown in Appendix 7a. Note in the zoomed in plots that the Dark Current may overtake the Total Current, resulting in the Photo Current peaking then decreasing and even going slightly negative in some cases. This point should be noted as the breakdown voltage where the Total Current begins to abruptly increase, signifying the APD entering Geiger mode. I-V curve measurements were repeated multiple times with both TO-8 and SOIC-28 packages, yielding consistent results. In Geiger mode, gain is arbitrary as the Total Current begins to tend to infinity. Note that if the gain was determined using the Photo Current, as is commonly done, the gain would drop off as the APD enters Geiger mode. Thus, to accommodate both methods,
Table 7.1 below shows the maximum linear gain for each APD at the breakdown voltage where the Photo Current reaches its peak.

<table>
<thead>
<tr>
<th>APD</th>
<th>Breakdown Voltage (V)</th>
<th>Peak Photo Current (μA)</th>
<th>Maximum Linear Gain</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min-P</td>
<td>11</td>
<td>149</td>
<td>271</td>
</tr>
<tr>
<td>Min-F</td>
<td>10.9</td>
<td>129</td>
<td>2,110</td>
</tr>
<tr>
<td>5μ-P</td>
<td>11.45</td>
<td>725</td>
<td>22,900</td>
</tr>
<tr>
<td>5μ-F</td>
<td>11.45</td>
<td>715</td>
<td>23,400</td>
</tr>
<tr>
<td>24μ-P</td>
<td>11.4</td>
<td>516</td>
<td>7,190</td>
</tr>
<tr>
<td>24μ-F</td>
<td>11.525</td>
<td>641</td>
<td>4,570</td>
</tr>
<tr>
<td>SiPM Pixel</td>
<td>13</td>
<td>2.43</td>
<td>22.9</td>
</tr>
</tbody>
</table>

Table 7.1 – Breakdown Voltage, Peak Photo Current, and Maximum Linear Gain of Chip 1 APDs

Note that the 350kΩ resistor associated with the SiPM pixel limits its Photo Current resulting in a significantly lower gain than the 24μ-F APD.

7.1a Freedom Photonics I-V Curve Test Results

The I-V curves for the 5μ-F and 24μ-F APDs were tested at Freedom Photonics for a dark state as well as response to 560nm light from zero bias (0V) to 11V and are shown in Figures 7.5 and 7.6, respectively, below.

![Figure 7.5 – I-V Curve of 5μ-F APD Tested at Freedom Photonics](image-url)
Figure 7.6 – I-V Curve of 24μ-F APD Tested at Freedom Photonics

The dark current results are fairly higher than those measured at UNLV as shown in Table 7.2 below.

<table>
<thead>
<tr>
<th>Voltage (V)</th>
<th>UNLV 5μ-F Dark Current (nA)</th>
<th>Freedom Photonics 5μ-F Dark Current (nA)</th>
<th>UNLV 24μ-F Dark Current (nA)</th>
<th>Freedom Photonics 24μ-F Dark Current (nA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0.0049</td>
<td>0.003</td>
<td>0.0127</td>
<td>0.005</td>
</tr>
<tr>
<td>1</td>
<td>0.0076</td>
<td>0.025</td>
<td>0.0309</td>
<td>0.045</td>
</tr>
<tr>
<td>2</td>
<td>0.0065</td>
<td>0.085</td>
<td>0.02041</td>
<td>0.12</td>
</tr>
<tr>
<td>3</td>
<td>0.0074</td>
<td>0.23</td>
<td>0.02096</td>
<td>0.35</td>
</tr>
<tr>
<td>4</td>
<td>0.0083</td>
<td>0.55</td>
<td>0.02527</td>
<td>0.88</td>
</tr>
<tr>
<td>5</td>
<td>0.0149</td>
<td>1.22</td>
<td>0.04879</td>
<td>1.5</td>
</tr>
<tr>
<td>6</td>
<td>0.0428</td>
<td>1.3</td>
<td>0.07505</td>
<td>1.8</td>
</tr>
<tr>
<td>7</td>
<td>0.1337</td>
<td>2</td>
<td>0.2697</td>
<td>5.6</td>
</tr>
<tr>
<td>8</td>
<td>0.4049</td>
<td>2.7</td>
<td>0.6934</td>
<td>9.5</td>
</tr>
<tr>
<td>9</td>
<td>1.15</td>
<td>5.8</td>
<td>2.01</td>
<td>28</td>
</tr>
<tr>
<td>10</td>
<td>3.14</td>
<td>10.3</td>
<td>5.6</td>
<td>47</td>
</tr>
<tr>
<td>11</td>
<td>9.07</td>
<td>25</td>
<td>16.3</td>
<td>114</td>
</tr>
</tbody>
</table>

Table 7.2 – Dark Current as a Function of Bias Voltage for 5μ-F and 24μ-F APDs Tested at UNLV and Freedom Photonics

Figure 7.7 below shows the difference in photocurrents for the 5μ-F and 24μ-F APDs is roughly proportional to the area, which is 23.04 times larger for the 24μ-F APD.
Figure 7.7 – Difference in Photocurrents for 5μ-F and 24μ-F APDs

The I-V curves of the 5μ-F and 24μ-F APDs from 11.2V to 11.33V are shown in Figures 7.8 and 7.9, respectively, below, displaying the Dark Current, Total Current, and Photo Current using 560nm light as well as the different regions of operation including photoconductive, linear, and Geiger mode.

Figure 7.8 – I-V Curve of 5μ-F APD Tested at Freedom Photonics
As 560nm light was used as opposed to the ambient room light for the APDs tested at UNLV, the only comparison that will be made is that of breakdown voltage, defined by where the APD enters Geiger mode. Table 7.3 below shows a comparison of breakdown voltage values obtained at UNLV (in Table 7.1, pg. 64) to those obtained at Freedom Photonics for the 5μ-F and 24μ-F APDs.

<table>
<thead>
<tr>
<th>APD</th>
<th>Breakdown Voltage (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>UNLV 5μ-F</td>
<td>11.45</td>
</tr>
<tr>
<td>Freedom Photonics 5μ-F</td>
<td>11.29</td>
</tr>
<tr>
<td>UNLV 24μ-F</td>
<td>11.525</td>
</tr>
<tr>
<td>Freedom Photonics 24μ-F</td>
<td>11.3</td>
</tr>
</tbody>
</table>

Table 7.3 – Comparison of Breakdown Voltage of 5μ-F and 24μ-F APDs obtained at UNLV vs. Freedom Photonics

The gain of the 5μ-F and 24μ-F APDs from 11.2V to 11.33V are shown in Figures 7.10 and 7.11, respectively, below.
A comparison of the maximum linear gain for the APDs tested at UNLV to those tested at Freedom Photonics is shown in Table 7.4 below.
Table 7.4 – Comparison of Maximum Linear Gain of 5μ-F and 24μ-F APDs obtained at UNLV vs. Freedom Photonics

The difference in measurements between the APDs tested at UNLV and those tested at Freedom Photonics could be due to many factors including temperature and equipment differences. Additionally, the APDs tested at Freedom Photonics were packaged using SOIC-28s while those tested at UNLV were packaged using TO-8s.

7.2 DCR and LCR Test Results

Figure 7.12 below shows the resulting DCR and LCR, using a 643nm (red) diffused LED, for the 5μ-F APD.

![Figure 7.12 – DCR and LCR (643nm) vs. Bias Voltage for 5μ-F APD](image)

DCR and LCR were measured from the breakdown voltage of the APD, defined as the voltage where dark counts began to be present, up to 16V. Table 7.5 below shows the breakdown voltage
for each APD as well as the DCR at 13V, in which each APD is clearly in Geiger mode for single photon detection.

<table>
<thead>
<tr>
<th>APD</th>
<th>Breakdown Voltage (V)</th>
<th>DCR @ 13V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min-P</td>
<td>11.54</td>
<td>1,474,635.874</td>
</tr>
<tr>
<td>Min-F</td>
<td>11.45</td>
<td>2,031,397.703</td>
</tr>
<tr>
<td>5μ-P</td>
<td>11.75</td>
<td>3,698,961.733</td>
</tr>
<tr>
<td>5μ-F</td>
<td>11.65</td>
<td>4,605,167.47</td>
</tr>
<tr>
<td>24μ-P</td>
<td>11.73</td>
<td>5,228,326.939</td>
</tr>
<tr>
<td>24μ-F</td>
<td>11.82</td>
<td>4,285,885.964</td>
</tr>
</tbody>
</table>

Table 7.5 – Breakdown Voltage Determined from DCR Tests and DCR at 13V for Chip 1 APDs

Note that 13V in Table 7.5 above was simply used for comparison between APDs at an arbitrary voltage in which each APD is in Geiger mode. A lower voltage could have been used for comparison resulting in lower DCRs. At 13V, 24μ-P has the highest DCR and Min-P has the lowest. Figure 7.13 below shows the photon counts due solely to incident photons from the 643nm LED such that the DCR was subtracted from the 643 nm LCR which initially includes dark counts.

![Figure 7.13 – Photon Counts vs. Bias Voltage for 5μ-F APD](image)

Note that the maximum photon count for the 5μ-F APD appears at 15.5 V. Recall, however, that the photon counts do not reflect the number of incident photons. Instead, the photon counts
reflect the total number of photogenerated carriers due to incident photons after avalanche multiplication. These two plots for the remaining structures on Chip 1 (Min-P, Min-F, 5μ-P, 24μ-P, and 24μ-F) are shown in Appendix 7b. Table 7.6 below shows the maximum Photon Count for each APD up to 16V.

<table>
<thead>
<tr>
<th>APD</th>
<th>Voltage (V)</th>
<th>Maximum Photon Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min-P</td>
<td>12.75</td>
<td>170,674.2181</td>
</tr>
<tr>
<td>Min-F</td>
<td>12</td>
<td>21,313.97706</td>
</tr>
<tr>
<td>5μ-P</td>
<td>16</td>
<td>1,241,766.772</td>
</tr>
<tr>
<td>5μ-F</td>
<td>15.5</td>
<td>644,709.6663</td>
</tr>
<tr>
<td>24μ-P</td>
<td>15</td>
<td>430,221.4705</td>
</tr>
<tr>
<td>24μ-F</td>
<td>16</td>
<td>946,732.3138</td>
</tr>
</tbody>
</table>

Table 7.6 – Maximum Photon Count and Corresponding Bias Voltage for Chip 1 APDs

Note that at some voltages, DCR is larger than LCR for some APDs, likely due to measurement error such as varying temperature, resulting in negative photon count in some instances which should be neglected. Note the count tests were only conducted up to 16V at which the maximum photon count occurs for some APDs, so the maximum photon count may increase with further reverse bias voltage, especially for the 5μ-P and 24μ-F APDs which have the largest maximum photon counts. It can be seen that Min-F has the lowest maximum photon count by a significant amount.

7.3 Spectral Response (Responsivity and QE) Test Results

The spectral response (responsivity and QE) for the 5μ-F and 24μ-F SiGe APDs on Chip 1 as well as the 10μ Si APD in Figure 4.1 in Chapter 4, pg. 21, were tested at Freedom Photonics using an optical test setup including a monochromator and a dark box. Figure 7.14 below shows the normalized spectral response for the 5μ-F SiGe APD measured at zero bias and using 10nm increments.
Note that the responsivity and QE peak at approximately 500nm then decrease exponentially with increasing wavelength. The aberrations in the spectral responses of the tested APDs are not due to noise but rather due to reflections since the APD does not have an anti-reflective (AR) coating. Figure 7.15 below shows the normalized spectral response for the 5μ-F APD measured in avalanche mode at 11.25V, 11.26V, and 11.27V using 40nm increments.
Note that the spectral response is constant for varying reverse bias voltage. Figure 7.16 below shows the normalized responsivity at zero bias for the 10μ Si APD for comparison to the 5μ-F SiGe APD.

Figure 7.16 – Comparison of Normalized Responsivity for 10μ Si vs. 5μ-F SiGe APDs at Zero Bias

Notice the peak responsivity for the 10μ Si APD is at 480 nm and 500 nm for the 5μ-F SiGe APD. Furthermore, the 5μ-F SiGe APD exhibits consistently enhanced response from 530 nm to 1,000 nm compared to the 10μ Si APD, confirming the initial hypothesis detailed in Table 4.1 in Chapter 4, pg. 22. The attenuated response at wavelengths longer than 1000 nm is likely due to the graded SiGe P+ layer shown in Figure 5.10 in Chapter 5, pg. 32, being only approximately 200 nm thick, thus limiting the enhanced response of SiGe over Si at NIR wavelength. This shortcoming can be remedied by a thicker SiGe layer added through post-processing. Beyond 1000 nm the response of both types of APDs are at the noise floor of the instrument. However, an additional test was done to show that the SiGe APDs still have usable response up to 1200 nm. The 5μ-F SiGe APD was extensively tested between 1000 nm to 1200 nm to determine the
true detection limits in the NIR region. Figure 7.17 below shows the spectral response with current as a function of reverse bias voltage for the $5\mu$-F APD operating in photoconductive mode from 0V to 11V for varying wavelengths of 1000nm, 1050nm, 1100nm, 1150nm, and 1200nm compared to the dark current.

![Spectral Response (Current vs. Bias Voltage) of 5\(\mu\)-F APD in Photoconductive Mode (0V to 11V) for Dark State and Wavelengths of 1000nm, 1050nm, 1100nm, 1150nm, and 1250nm](image)

Notice that detection out to 1200 nm is possible at zero bias since the dark current contribution is minimal. At higher bias voltages nearing 11V, however, distinction between dark current and total current for a wavelength beyond 1100 nm becomes unlikely especially when considering other factors such as noise. Figure 7.18 below illustrates the same principle as above for reverse bias voltages in the avalanche region of the $5\mu$-F APD showing that avalanche mode operation is only useful for wavelengths up to 1100 nm as the dark current multiplication exceeds that of photocurrent for wavelengths beyond 1100 nm.
Figure 7.18 – Spectral Response (Current vs. Bias Voltage) of 5μ-F APD in Avalanche Mode (11.15V to 11.31V) for Dark State and Wavelengths of 1000nm, 1050nm, 1100nm, 1150nm, and 1250nm

Figure 7.19 below provides an alternative way at looking at this data by observing the ratio of photocurrent to dark current as a function of wavelength and reverse bias voltage such that detection of a wavelength is not possible for a ratio below 1 since the dark current exceeds the photocurrent.
Figure 7.19 – Spectral Response (Ratio of Photocurrent to Dark Current vs. Reverse Bias Voltage) of 5μ-F APD in Photoconductive Mode (0V to 11V) or Wavelengths of 1000nm, 1050nm, 1100nm, 1150nm, and 1250nm

Notice that detection of wavelengths up to 1200 nm is possible for a reverse bias below 3V. Furthermore, observing the lower edge of the avalanche region beyond 11V, it is apparent that the ratio of photocurrent to dark current begins to increase for wavelengths up to 1050 nm due to the avalanche gain. Longer wavelengths such as 1150 nm and 1200, however, appear not to benefit from this gain as their photocurrent to dark current ratios decrease at the onset of avalanche multiplication.

7.3a Extending Spectral Response (Double Anode)

In order to further extend the spectral response of SiGe APDs without any process modifications, the graded SiGe P+ (anode) can be connected to the substrate in a “double” anode configuration as shown in Figure 7.20 below such that the substrate induced photocurrent is added to the total current.

Figure 7.20 – Cross Section of APD Connected in Double Anode Configuration
As a result, the cathode becomes surrounded by the anode on all sides and significantly improves the NIR response. This is shown in Figure 7.21 below displaying the normalized spectral response of the 24μ-F SiGe APD for zero bias due to the contribution from the SiGe P+ anode as well as the substrate.

![Normalized Responsivity and Quantum Efficiency of 24μ SiGe APD with Substrate Current Collected](image)

**Figure 7.21 – Normalized Spectral Response for 24μ-F APD at Zero Bias Connected in Double Anode Configuration**

Notice the high responsivity from approximately 550 nm to 1050 nm, with peak responsivity at 830 nm after which the response sharply drops off toward a final λc of 1180 nm. This allows for a broad range of applications.

The double anode connection, however, has the caveat that no electronics can be implemented on the same chip die since noise from electronics, particularly fast digital edges, on the same chip will couple into the substrate near the APD and be indistinguishable from photocurrent. Additionally, the double anode connection is not able to be connected to a transimpedance amplifier (TIA), so a different topology such as a current sense amplifier would
have to be used to measure the photocurrent. Regardless, a two-chip solution is appropriate for many applications particularly due to the low cost of the photodetector chip as no additional wafer processing is required with the double anode connection.

Figure 7.22 below shows responsivity and QE of the 10\(\mu\) Si APD connected in the double anode configuration, exhibiting a spectral response extended further into the NIR region compared to the normalized spectral response in Figure 7.16, pg. 73, in which the substrate current was not collected.

![Normalized Spectral Response for 10\(\mu\) Si APD at Zero Bias Connected in Double Anode Configuration](image)

**Figure 7.22 – Normalized Spectral Response for 10\(\mu\) Si APD at Zero Bias Connected in Double Anode Configuration**

Notice the peak responsivity occurs at 720 nm with the response falling sharply beyond 1000 nm with a \(\lambda_c\) around 1100 nm. Figure 7.23 below shows the previous two normalized spectral response figures plotted together for comparison of the 10\(\mu\) Si and 24\(\mu\)-F SiGe APDs, both connected in the double anode configuration.
As expected, while the spectral response has been extended for both APDs by connecting them in the double anode configuration, the 24μ-F SiGe APD exhibits enhanced NIR response compared to the 10μ Si APD. The 24μ-F SiGe APD has a peak responsivity at 830 nm and λ_c of approximately 1180 nm compared to 720 nm and 1100 nm, respectively, for the 10μ Si APD.

It is hypothesized that the reason for the SiGe APD’s enhanced NIR performance is not due to the shallow SiGe layer (around 200 nm) but rather due to the deep buried N-well layer. The buried N-well for the SiGe process is at a depth of 6 μm while the N-well in the Si process is at 3.5 μm. This may account for the shifted peak from 730 nm to 820 nm and the enhanced NIR response in SiGe.

Though the previous normalized spectral response plots demonstrate a valid shape of the spectral responses, they do not display responsivity with proper units of A/W. In order to get a true indication of responsivity, a calibrated 850 nm laser was coupled to the tested APDs with a
fiber probe and a dark box was utilized to keep out all ambient light and ensure a highly accurate responsivity measurement. The spot size of the single mode fiber probe used was 10 μm and able to fit within the total photoactive area for the 24μ APDs. The smaller SiGe APDs as well as the 10μ Si APD, however, were too small for the spot size and were not tested for responsivity. Figure 7.24 below shows the spectral response with responsivity in A/W for the 24μ-F SiGe APD with standard as well as double anode connection.

![Figure 7.24 – Comparison of Spectral Response (with Responsivity in A/W) for 24μ-F vs. Double Anode Connected 24μ-F APDs at Zero Bias](image)

Notice the standard connected APD has a peak responsivity of 0.34 A/W at 500 nm and a high QE peak of 85% at 450 nm. The double anode connected APD has a slightly lower peak responsivity of 0.27 A/W at 830 nm but a significantly lower QE peak of 39% also at 830 nm. This allows for much flexibility with these SiGe APDs as one could choose either a blue sensitive or NIR sensitive response simply by changing the connection of one pin. Table 7.7 below summarizes the spectral response results of the APDs tested at Freedom Photonics.
<table>
<thead>
<tr>
<th>Type of APD</th>
<th>SiGe</th>
<th>SiGe</th>
<th>Si</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimensions</td>
<td>24μ x 24μ</td>
<td>5μ x 5μ</td>
<td>10μ x 10μ</td>
</tr>
<tr>
<td>Area</td>
<td>576 μ²</td>
<td>25 μ²</td>
<td>100 μ²</td>
</tr>
<tr>
<td>Dark Current</td>
<td>5 pA</td>
<td>3 pA</td>
<td>3 pA</td>
</tr>
<tr>
<td>Max APD Gain</td>
<td>1390 (63dB)</td>
<td>88,000 (99 dB)</td>
<td>1000 (60 dB)</td>
</tr>
<tr>
<td>Spectral Peak</td>
<td>500 nm (single anode)</td>
<td>500 nm</td>
<td>480 nm (single anode)</td>
</tr>
<tr>
<td>Cutoff Wavelength</td>
<td>1180 nm</td>
<td>1180 nm</td>
<td>1100 nm</td>
</tr>
<tr>
<td>Responsivity</td>
<td>0.34 A/W @ 500 nm (single anode)</td>
<td>Not Tested</td>
<td>Not Tested</td>
</tr>
<tr>
<td>QE</td>
<td>85% @ 450 nm (single anode)</td>
<td>Not Tested</td>
<td>Not Tested</td>
</tr>
</tbody>
</table>

Table 7.7 – Summary of Spectral Responses for 5μ-F SiGe, 24μ-F SiGe, and 10μ Si APDs Tested at Freedom Photonics
Chapter 8: Conclusion

Extensive research, design, data collection, and analysis requiring meticulous documentation and organization was performed in order to accurately and effectively characterize several APDs and ensure success in characterizing more APDs in the future. The current information surrounding the APDs tested thus far including the analysis of their I-V curves, gain, DCRs, responsivitities, and QEs as well as scrutiny of the current test setups and procedures at both UNLV and Freedom Photonics provides significant insight for the next stages regarding this research.

Much future work remains in order to develop APDs for use in numerous applications including, but not limited to, a monolithic integrated photon-counting receiver for use by NASA. Overall, the tested SiGe APDs exhibit improved characteristics compared to Si APDs and possess versatile qualities associated with their different modes of operation and vast range of gains, allowing for much potential in countless applications. The spectral response of these SiGe APDs, however, is desired to be extended further which will likely require process modifications including additional selective growth of SiGeSn on top of the finished CMOS wafer [37]. Furthermore, readout circuitry including a TIA and time-to-digital converter (TDC) will need to be designed on a readout integrated circuit (ROIC) for practical use of a final APD design.

The APD variants on Chip 2 and Chip 3 as well as the SiPM pixel and SiPM array on Chip 1 will need to characterized, and all APDs require further characterization in regard to response time, capacitance characteristics, dark count temperature dependence, etc. which will greatly benefit from the use of software for APD modeling. The APD variants on Chip 2 and Chip 3 will also be specifically tested in order to accurately determine how much of the NIR
enhancement is due to the SiGe material system, while holding other parameters constant. The use of anti-reflective (AR) coating on the APDs will also be investigated.

In order to more efficiently test the large number of APD structures on Chip 2 and Chip 3, the test setup at UNLV should be improved by use of a monochromator and spectrometer. A general purpose interface bus (GPIB) should also be utilized in order to connect the testing equipment for more automated testing and recording of data. Lastly, the power uniformity tests and LED calibration will be continued in order to allow testing of responsivity, quantum efficiency, and, likely more importantly, PDE at UNLV.
Appendix

Chapter 5 Appendix

Appendix 5a: Chip 1 TO-8 Bonding Diagrams

Figure A.5a.1 – Version 1
Figure A.5a.2 – Version 2

Figure A.5a.3 – Version 3
Appendix 5b: Chip 2 APD Layouts

Figure A.5b.1 – 5µ Elementary
Figure A.5b.2 – 24μ Elementary

Figure A.5b.3 – 50μ Elementary
Figure A.5b.4 – 5μ Standard

Figure A.5b.5 – 24μ Standard
Figure A.5b.6 – 50µ Standard

Figure A.5b.7 – 5µ No EMITT
Figure A.5b.8 – 24μ No EMITT

Figure A.5b.9 – 50μ No EMITT
Figure A.5b.10 – 5μ BPOLY/PPLUS

Figure A.5b.11 – 24μ BPOLY/PPLUS
Figure A.5b.12 – 50μ BPOLY/PPLUS

Figure A.5b.13 – 5μ BPOLY/PPLUS Smaller
Figure A.5b.14 – 24μ BPOLY/PPLUS Smaller

Figure A.5b.15 – 50μ BPOLY/PPLUS Smaller
Figure A.5b.16 – 5µ No Sub

Figure A.5b.17 – 24µ No Sub
Figure A.5b.18 – 50μ No Sub

Figure A.5b.19 – 5μ Circle
Figure A.5b.20 – 24μ Circle

Figure A.5b.21 – 50μ Circle
Figure A.5b.22 – 5μ Circle No Sub

Figure A.5b.23 – 24μ Circle No Sub
Appendix 5c: Chip 2 Bond Plan and Pin Table

<table>
<thead>
<tr>
<th>Chip Pin #</th>
<th>Pin Description</th>
<th>APD</th>
<th>Bond Plan #</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Anode (A)</td>
<td>5μ Elementary</td>
<td>5</td>
</tr>
<tr>
<td>2</td>
<td>Cathode (K)</td>
<td>24μ Elementary</td>
<td>8</td>
</tr>
<tr>
<td>3</td>
<td>Guard Ring (G)</td>
<td>50μ Elementary</td>
<td>6</td>
</tr>
<tr>
<td>4</td>
<td>A</td>
<td>5μ Standard</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>K</td>
<td>5μ BPOLY/PPLUS Smaller</td>
<td>4</td>
</tr>
<tr>
<td>6</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>18</td>
<td>G</td>
<td>5μ BPOLY/PPLUS</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>A</td>
<td>5μ No EMITT</td>
<td>2</td>
</tr>
<tr>
<td>20</td>
<td>K</td>
<td>5μ No Sub</td>
<td>1</td>
</tr>
<tr>
<td>21</td>
<td>G</td>
<td>5μ Circle</td>
<td>6</td>
</tr>
<tr>
<td>22</td>
<td>A</td>
<td>5μ Circle No Sub</td>
<td>5</td>
</tr>
<tr>
<td>23</td>
<td>K</td>
<td>24μ Standard</td>
<td>3</td>
</tr>
<tr>
<td>24</td>
<td>A</td>
<td>24μ BPOLY/PPLUS Smaller</td>
<td>8</td>
</tr>
<tr>
<td>25</td>
<td>K</td>
<td>24μ BPOLY/PPLUS</td>
<td>2</td>
</tr>
<tr>
<td>26</td>
<td>G</td>
<td>24μ No EMITT</td>
<td>1</td>
</tr>
<tr>
<td>27</td>
<td>A</td>
<td>24μ No Sub</td>
<td>4</td>
</tr>
<tr>
<td>28</td>
<td>K</td>
<td>24μ Circle</td>
<td>9</td>
</tr>
<tr>
<td>29</td>
<td>A</td>
<td>24μ Circle No Sub</td>
<td>2</td>
</tr>
<tr>
<td>30</td>
<td>K</td>
<td>50μ Standard</td>
<td>5</td>
</tr>
<tr>
<td>31</td>
<td>G</td>
<td>50μ BPOLY/PPLUS Smaller</td>
<td>3</td>
</tr>
<tr>
<td>32</td>
<td>A</td>
<td>50μ BPOLY/PPLUS</td>
<td>7</td>
</tr>
<tr>
<td>33</td>
<td>K</td>
<td>50μ No EMITT</td>
<td>4</td>
</tr>
<tr>
<td>34</td>
<td>G</td>
<td>50μ No Sub</td>
<td>6</td>
</tr>
</tbody>
</table>
### Table 5c.1 – TO-8 Package Pin Table and Bond Plans 1 through 9 for Chip 2

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>62</td>
<td>A</td>
<td></td>
<td>50μ Circle</td>
</tr>
<tr>
<td>63</td>
<td>K</td>
<td></td>
<td>7</td>
</tr>
<tr>
<td>64</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>65</td>
<td>A</td>
<td></td>
<td>50μ Circle No Sub</td>
</tr>
<tr>
<td>66</td>
<td>K</td>
<td></td>
<td>3</td>
</tr>
</tbody>
</table>

Appendix 5d: Chip 2 TO-8 Bonding Diagrams

![Figure A.5d.1 – Version 1](image-url)
Figure A.5d.4 – Version 4

Figure A.5d.5 – Version 5
Figure A.5d.8 – Version 8

Figure A.5d.9 – Version 9
Appendix 5e: Chip 3 APD Layouts

Figure A.5e.1 – 5μ noBNTUB2

Figure A.5e.2 – 24μ noBNTUB2
Figure A.5e.3 – 50μ noBNTUB2

Figure A.5e.4 – 5μ TUBBUR
Figure A.5e.5 – 24μ TUBBUR

Figure A.5e.6 – 50μ TUBBUR
Figure A.5e.7 – 5μ TUB

Figure A.5e.8 – 24μ TUB
Figure A.5e.9 – 50μ TUB

Figure A.5e.10 – 24μ Cyl
Figure A.5e.11 – 50μ Cyl

Figure A.5e.12 – 24μ Striped BNTUB2
Figure A.5e.13 – 50μ Striped BNTUB2

Figure A.5e.14 – 24μ Striped Half BNTUB2
Figure A.5e.15 – 50μ Striped Half BNTUB2

Figure A.5e.16 – 24μ Striped TUBBUR
Figure A.5e.17 – 50μ Striped TUBBUR

Figure A.5e.18 – 24μ Striped BUR hTUB
Figure A.5e.19 – 50 μ Striped BUR hTUB

Figure A.5e.20 – 24 μ Striped BUR Half TUB
Figure A.5e.21 – 50µ Striped BUR Half TUB

Figure A.5e.22 – 24µ Striped Half TUB hBUR
### Appendix 5f: Chip 3 Bond Plan and Pin Table

<table>
<thead>
<tr>
<th>Chip Pin #</th>
<th>Pin Description</th>
<th>APD</th>
<th>Bond Plan #</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Anode (A)</td>
<td>5μ TUBBUR</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>Cathode (K)</td>
<td>5μ TUB</td>
<td>4</td>
</tr>
<tr>
<td>3</td>
<td>Guard Ring (G)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>K</td>
<td>5μ noBNTUB2</td>
<td>5</td>
</tr>
<tr>
<td>9</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>K</td>
<td>24μ Cyl</td>
<td>2</td>
</tr>
<tr>
<td>12</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>K</td>
<td>24μ TUBBUR</td>
<td>1</td>
</tr>
<tr>
<td>15</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>K</td>
<td>24μ TUB</td>
<td>3</td>
</tr>
<tr>
<td>18</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>K</td>
<td>24μ noBNTUB2</td>
<td>4</td>
</tr>
<tr>
<td>21</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>K</td>
<td>24μ Striped BNTUB2</td>
<td>6</td>
</tr>
<tr>
<td>24</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>K</td>
<td>24μ Striped BUR hTUB</td>
<td>2</td>
</tr>
<tr>
<td>27</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>K</td>
<td>24μ Striped BUR Half TUB</td>
<td>1</td>
</tr>
<tr>
<td>30</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>K</td>
<td>24μ Striped TUBBUR</td>
<td>11</td>
</tr>
<tr>
<td>33</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>34</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>35</td>
<td>K</td>
<td>24μ Striped Half BNTUB2</td>
<td>9</td>
</tr>
<tr>
<td>36</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>37</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>38</td>
<td>K</td>
<td>24μ Striped Half TUB hBUR</td>
<td>7</td>
</tr>
<tr>
<td>39</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>40</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>41</td>
<td>A</td>
<td>50μ Cyl</td>
<td>11</td>
</tr>
<tr>
<td>42</td>
<td>K</td>
<td>50μ TUBBUR</td>
<td>8</td>
</tr>
<tr>
<td>43</td>
<td>G</td>
<td>50μ TUB</td>
<td>7</td>
</tr>
<tr>
<td>44</td>
<td>A</td>
<td>50μ noBNTUB2</td>
<td>9</td>
</tr>
<tr>
<td>45</td>
<td>K</td>
<td>50μ Striped BNTUB2</td>
<td>10</td>
</tr>
<tr>
<td>46</td>
<td>G</td>
<td>50μ Striped BUR hTUB</td>
<td>5</td>
</tr>
<tr>
<td>47</td>
<td>A</td>
<td>50μ Striped BUR Half TUB</td>
<td>8</td>
</tr>
<tr>
<td>48</td>
<td>K</td>
<td>50μ Striped TUBBUR</td>
<td>6</td>
</tr>
<tr>
<td>49</td>
<td>G</td>
<td>50μ Striped Half BNTUB2</td>
<td>10</td>
</tr>
<tr>
<td>50</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>51</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>52</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>53</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>54</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>55</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>56</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>57</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>58</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>59</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>60</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>61</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>62</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>63</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>64</td>
<td>G</td>
<td></td>
<td></td>
</tr>
<tr>
<td>65</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>66</td>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>67</td>
<td>G</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 5f.1 – TO-8 Package Pin Table and Bond Plans 1 through 11 for Chip 3

Appendix 5g: Chip 3 TO-8 Bonding Diagrams
Figure A.5g.1 – Version 1

Figure A.5g.2 – Version 2
Figure A.5g.3 – Version 3

Figure A.5g.4 – Version 4
Figure A.5g.5 – Version 5

Figure A.5g.6 – Version 6
Figure A.5g.7 – Version 7

Figure A.5g.8 – Version 8
Chapter 7 Appendix

Appendix 7a: Chip 1 I-V Curves
Figure A.7a.1 – I-V Curve of Min-P APD

Figure A.7a.2 – I-V Curve of Min-P APD with Y-axes in Logarithmic Form
Figure A.7a.3 – I-V Curve of Min-P Zoomed in around Breakdown Voltage

Figure A.7a.4 – I-V Curve of Min-F APD
Figure A.7a.5 – I-V Curve of Min-F APD with Y-axes in Logarithmic Form

Figure A.7a.6 – I-V Curve of Min-F Zoomed in around Breakdown Voltage
Figure A.7a.7 – I-V Curve of 5μ-P APD

Figure A.7a.8 – I-V Curve of 5μ-P APD with Y-axes in Logarithmic Form
Figure A.7a.9 – I-V Curve of 5μ-P Zoomed in around Breakdown Voltage

Figure A.7a.10 – I-V Curve of 5μ-F APD
Figure A.7a.11 – I-V Curve of 5µ-F APD with Y-axes in Logarithmic Form

Figure A.7a.12 – I-V Curve of 5µ-F Zoomed in around Breakdown Voltage
**Figure A.7a.13** – I-V Curve of 24μ-P APD

**Figure A.7a.14** – I-V Curve of 24μ-P APD with Y-axes in Logarithmic Form
Figure A.7a.15 – I-V Curve of 24μ-P Zoomed in around Breakdown Voltage

Figure A.7a.16 – I-V Curve of 24μ-F APD
Figure A.7a.17 – I-V Curve of 24μ-F APD with Y-axes in Logarithmic Form

Figure A.7a.18 – I-V Curve of 24μ-F Zoomed in around Breakdown Voltage
Figure A.7a.19 – I-V Curve of SiPM Pixel

Figure A.7a.20 – I-V Curve of SiPM Pixel with Y-axes in Logarithmic Form
Figure A.7a.21 – I-V Curve of SiPM Pixel Zoomed in around Breakdown Voltage

Appendix 7b: Chip 1 Dark and Light Count Graphs
Figure A.7b.1 – DCR and LCR (643nm) vs. Bias Voltage for Min-P APD

Figure A.7b.2 – Photon Counts vs. Bias Voltage for Min-P APD
Figure A.7b.3 – DCR and LCR (643nm) vs. Bias Voltage for Min-F APD

Figure A.7b.4 – Photon Counts vs. Bias Voltage for Min-F APD
Figure A.7b.5 – DCR and LCR (643nm) vs. Bias Voltage for 5μ-P APD

Figure A.7b.6 – Photon Counts vs. Bias Voltage for 5μ-P APD
Figure A.7b.7 – DCR and LCR (643nm) vs. Bias Voltage for 5μ-F APD

Figure A.7b.8 – Photon Counts vs. Bias Voltage for 5μ-F APD
Figure A.7b.9 – DCR and LCR (643nm) vs. Bias Voltage for 24μ-P APD

Figure A.7b.10 – Photon Counts vs. Bias Voltage for 24μ-P APD
Figure A.7b.11 – DCR and LCR (643nm) vs. Bias Voltage for 24\(\mu\)-F APD

Figure A.7b.12 – Photon Counts vs. Bias Voltage for 24\(\mu\)-F APD
References


[28] AMS AG, 0.35 μm HBT BiCMOS Process Parameters, 2009, pp. 8.

[29] AMS AG, 0.35 μm HBT BiCMOS Design Rules, 2011, pp. 7-9.


[33] AMS AG, *0.35 μm HBT BiCMOS Design Rules*. 2011, pp. 54.


Curriculum Vitae

Dane Gentry

Contact Information:

Email: danegentry416@gmail.com

Education/Degree:

University of Nevada, Las Vegas

Bachelor of Science in Electrical and Computer Engineering w/ Mathematics Minor

December 2016

Employment:

University of Nevada, Las Vegas (UNLV)

2015 – Present

Thesis Title:

Design, Layout, and Testing of SiGe APDs Fabricated in a BiCMOS Process

Thesis Advisory Committee:

Chairperson, Dr. R. Jacob Baker, Ph. D.

Committee Member, Dr. Biswajit Das, Ph. D.

Committee Member, Dr. Yahia Baghzouz, Ph. D.

Graduate College Representative, Dr. Andrew Cornelius, Ph. D.