A novel multiplexer-based low-power full adder
IEEE Transactions on Circuits and Systems II-Express Briefs
First page number:
Last page number:
The 1-bit full adder circuit is a very important component in the design of application specific integrated circuits. This paper presents a novel low-power multiplexer-based 1-bit full adder that uses 12 transistors (MBA-12T). In addition to reduced transition activity and charge recycling capability, this circuit has no direct connections to the power-supply nodes, leading to a noticeable reduction in short-current power consumption. Intensive HSPICE simulation shows that the new adder has more than 26% in power savings over conventional 28-transistor CMOS adder and it consumes 23% less power than 10-transistor adders (SERF  and 10T ) and is 64% faster.
Integrated circuits--Very large scale integration; Microelectronics--Design; Microelectronics--Power supply; Transistor circuits
Electrical and Computer Engineering | Electrical and Electronics | Power and Energy | VLSI and Circuits, Embedded and Hardware Systems
Use Find in Your Library, contact the author, or interlibrary loan to garner a copy of the item. Publisher policy does not allow archiving the final published version. If a post-print (author's peer-reviewed manuscript) is allowed and available, or publisher policy changes, the item will be deposited.
Chung, J. G.
A novel multiplexer-based low-power full adder.
IEEE Transactions on Circuits and Systems II-Express Briefs, 51(7),