Design and implementation of a parameterized NoC router and its application to build PRDT-based NoCs

Document Type

Conference Proceeding


This paper presents a parameterized router design which can be applied to build large network-on-chips (NoCs) based on a Perfect Recursive Diagonal Torus (PKDT) or mesh/torus topology. In specific, the router is designed to support two routing algorithms (conventional vector routing and a newly proposed Johnson coded vector routing) and wormhole switching. Along these lines, special considerations for the router design are given to different design options concerning scheduling, buffering strategy, and flow control. Correspondingly, the router is partitioned into four components (input channel module, output channel module, crossbar switch, and scheduler) organized to form a three-stage pipeline, and their Verilog models are designed and implemented in a modular fashion with key parameters specified upon instantiations. A 4times4 PRDT-based NoC incorporating multiple copies of the proposed router design is synthesized using TSMC 0.18 mum CMOS technology.


Logic design; Network routing; Network-on-chip


Computer Engineering | Electrical and Computer Engineering | Engineering


Use Find in Your Library, contact the author, or interlibrary loan to garner a copy of the item. Publisher policy does not allow archiving the final published version. If a post-print (author's peer-reviewed manuscript) is allowed and available, or publisher policy changes, the item will be deposited.

UNLV article access

Search your library