Master of Science in Electrical Engineering (MSEE)
Electrical and Computer Engineering
Mei Yang, Committee Chair
First Committee Member
Second Committee Member
Graduate Faculty Representative
Number of Pages
With a communication design style, Network-on-Chips (NoCs) have been proposed as a new Multi-Processor System-on-Chip paradigm. Simulation and functional validation are essential to assess the correctness and performance of the NoC design. In this thesis, a cycle-accurate NoC simulation system in Verilog HDL is developed to evaluate the performance of various NoC architectures. First, a library of NoC components is developed based on an existing design. Each NoC architecture to be evaluated is constructed from the library according to the topology description which specifies the network topology, network size, and routing algorithm. The network performance of four NoC architectures under uniform and three non-uniform traffic patterns is tested on ModelSim 6.4. The developed NoC simulation system provides useful resources for the future development of the FPGA-based NoC emulation system.
Multi-Processor System-on-Chip; Network-on-Chips (NoCs); Processor architectures; Topologies; Transistors
Electrical and Computer Engineering | Hardware Systems
University of Nevada, Las Vegas
Zhou, Xinan, "Performance evaluation of network-on-chip interconnect architectures" (2009). UNLV Theses, Dissertations, Professional Papers, and Capstones. 63.
IN COPYRIGHT. For more information about this rights statement, please visit http://rightsstatements.org/vocab/InC/1.0/