Award Date

2009

Degree Type

Thesis

Degree Name

Master of Science in Electrical Engineering (MSEE)

Department

Electrical and Computer Engineering

Advisor 1

Mei Yang, Committee Chair

First Committee Member

Yingtao Jiang

Second Committee Member

Biswajit Das

Graduate Faculty Representative

Yoohwan Kim

Number of Pages

50

Abstract

With a communication design style, Network-on-Chips (NoCs) have been proposed as a new Multi-Processor System-on-Chip paradigm. Simulation and functional validation are essential to assess the correctness and performance of the NoC design. In this thesis, a cycle-accurate NoC simulation system in Verilog HDL is developed to evaluate the performance of various NoC architectures. First, a library of NoC components is developed based on an existing design. Each NoC architecture to be evaluated is constructed from the library according to the topology description which specifies the network topology, network size, and routing algorithm. The network performance of four NoC architectures under uniform and three non-uniform traffic patterns is tested on ModelSim 6.4. The developed NoC simulation system provides useful resources for the future development of the FPGA-based NoC emulation system.

Keywords

Multi-Processor System-on-Chip; Network-on-Chips (NoCs); Processor architectures; Topologies; Transistors

Disciplines

Electrical and Computer Engineering | Hardware Systems

Language

English


Share

COinS