Doctor of Philosophy (PhD)
Electrical and Computer Engineering
First Committee Member
Second Committee Member
Third Committee Member
Fourth Committee Member
Number of Pages
With the rapid development of integrated circuit (IC) design and manufacturing technology, the transistor size now can be shrunk into only couple of nanometers whereas billions of transistors can be squeezed into a square millimeter, providing unprecedented computation power. However, accompanied with continuous device miniaturization and increased integration density is the explosive growth of on-chip power dissipation and a wide range of temperature fluctuation, which can heavily and negatively affect the delay performance of the circuit, or in the worst case, the circuit may malfunction and the system can be unreliable. Therefore, improved performance resilience against temperature variations has become one of the key requirements for nanoscale VLSI circuit designs.
In this dissertation, we first survey the literature and run simulations of a single logic gate to illustrate how temperature affects the circuit delay, and determine the key factors that can influence the circuit performance. Next, we will discuss the existing circuit techniques to address thermal issues in nanoscale electronics. Our research shows that high speed temperature-insensitive CMOS logic circuit designs can be achieved with two techniques: 1) using a temperature adaptive power supply to power the logic circuit, and 2) employing logic structures built upon logic gates with small fan-ins (≤ 4) and shorter logic paths. A power supply that is adaptive to temperature variation can be adopted that any performance loss due to the increase of temperature can be compensated by the increase of supply voltage. This observation leads us to propose a CTAT-like temperature adaptive voltage power supply, and adopting this power supply will free designers from using otherwise expensive on-chip temperature sensors, as the case in traditional temperature related power management modules. We also propose a logic synthesis algorithm that maps a general Boolean function to a real logic circuit, with smaller fan-ins and shorter logic paths for low delay and thermal-induced delay variations.
Experiments on various benchmark circuits, implemented with a 45nm CMOS technology, have confirmed that, when a single constant power supply is employed, both absolute circuit delays and temperature-induced delay variations can be reduced by more than 20% as the circuits are implemented using logic gates with small fan-ins and short logic paths. When a CTAT-like adaptive voltage supply is included to power the circuit, in replacement of a single fixed power source, the same circuits will experience even smaller delay variations, in the range of 15%~30% for temperature varies between 0℃ and 90℃, a sharp contrast to 60%~100% delay variations observed in large fan-in logic circuits powered by a single constant power supply.
Adaptive power supply; High performance VLSI circuits; Logic structure; Logic synthesis; Temperature insensitive
Computer Engineering | Computer Sciences | Electrical and Computer Engineering
Zhu, Ming, "Design on High Performance Nanoscale CMOS Circuits with Low Temperature Sensitivity" (2018). UNLV Theses, Dissertations, Professional Papers, and Capstones. 3351.